



Microprocessor Peripherals UPI™ User's Manual



Order Number 210317-001



APRIL 1982



MICROPROCESSOR PERIPHERALS UPI™ USER'S MANUAL

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

The following are trademarks of Intel Corporation and may only be used to identify Intel Products:

BXP, CREDIT, i, ICE, iCS, i_m, iMMX, Insite, Intel, int_el, Inteleview,
Inteltec, iOSP, iRMX, iSBC, iSBX, Library Manager, MCS,
Megachassis, Micromainframe, Micromap, Multimodule,
Plug-A-Bubble, PROMPT, RMX/80, System 2000 and UPI.

MDS is an ordering code only and is not used as a product name or trademark. MDS* is a registered trademark of Mohawk Data Sciences Corporation.

* MULTIBUS is a patented Intel bus.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation
Literature Department SV3-3
3065 Bowers Avenue
Santa Clara, CA 95051



quantum electronics

Box 391262

Bramley

2018

Table of Contents

1-1	Applications	1-1
1-2	Abstracts	1-2
1-3	Application Notes	1-3
1-4	Introduction to the UPI-4A™	1-4
1-5	UPI-4A™ Processor	1-5
1-6	Example Applications	1-6
1-7	Design Techniques	1-7
1-8	Conclusion	1-8
1-9	Appendix A	1-9
1-10	Appendix B	1-10
1-11	Appendix C	1-11
1-12	Appendix D	1-12
1-13	Appendix E	1-13
1-14	Appendix F	1-14
1-15	Appendix G	1-15
1-16	Appendix H	1-16
1-17	Appendix I	1-17
1-18	Appendix J	1-18
1-19	Appendix K	1-19
1-20	Appendix L	1-20
1-21	Appendix M	1-21
1-22	Appendix N	1-22
1-23	Appendix O	1-23
1-24	Appendix P	1-24
1-25	Appendix Q	1-25
1-26	Appendix R	1-26
1-27	Appendix S	1-27
1-28	Appendix T	1-28
1-29	Appendix U	1-29
1-30	Appendix V	1-30
1-31	Appendix W	1-31
1-32	Appendix X	1-32
1-33	Appendix Y	1-33
1-34	Appendix Z	1-34
1-35	Appendix AA	1-35
1-36	Appendix AB	1-36
1-37	Appendix AC	1-37
1-38	Appendix AD	1-38
1-39	Appendix AE	1-39
1-40	Appendix AF	1-40
1-41	Appendix AG	1-41
1-42	Appendix AH	1-42
1-43	Appendix AI	1-43
1-44	Appendix AJ	1-44
1-45	Appendix AK	1-45
1-46	Appendix AL	1-46
1-47	Appendix AM	1-47
1-48	Appendix AN	1-48
1-49	Appendix AO	1-49
1-50	Appendix AP	1-50
1-51	Appendix AQ	1-51
1-52	Appendix AR	1-52
1-53	Appendix AS	1-53
1-54	Appendix AT	1-54
1-55	Appendix AU	1-55
1-56	Appendix AV	1-56
1-57	Appendix AW	1-57
1-58	Appendix AX	1-58
1-59	Appendix AY	1-59
1-60	Appendix AZ	1-60
1-61	Appendix BA	1-61
1-62	Appendix BB	1-62
1-63	Appendix BC	1-63
1-64	Appendix BD	1-64
1-65	Appendix BE	1-65
1-66	Appendix BF	1-66
1-67	Appendix BG	1-67
1-68	Appendix BH	1-68
1-69	Appendix BI	1-69
1-70	Appendix BJ	1-70
1-71	Appendix BK	1-71
1-72	Appendix BL	1-72
1-73	Appendix BM	1-73
1-74	Appendix BN	1-74
1-75	Appendix BO	1-75
1-76	Appendix BP	1-76
1-77	Appendix BQ	1-77
1-78	Appendix BR	1-78
1-79	Appendix BS	1-79
1-80	Appendix BT	1-80
1-81	Appendix BU	1-81
1-82	Appendix BV	1-82
1-83	Appendix BW	1-83
1-84	Appendix BX	1-84
1-85	Appendix BY	1-85
1-86	Appendix BZ	1-86
1-87	Appendix CA	1-87
1-88	Appendix CB	1-88
1-89	Appendix CC	1-89
1-90	Appendix CD	1-90
1-91	Appendix CE	1-91
1-92	Appendix CF	1-92
1-93	Appendix CG	1-93
1-94	Appendix CH	1-94
1-95	Appendix CI	1-95
1-96	Appendix CJ	1-96
1-97	Appendix CK	1-97
1-98	Appendix CL	1-98
1-99	Appendix CM	1-99
1-100	Appendix CN	1-100
1-101	Appendix CO	1-101
1-102	Appendix CP	1-102
1-103	Appendix CQ	1-103
1-104	Appendix CR	1-104
1-105	Appendix CS	1-105
1-106	Appendix CT	1-106
1-107	Appendix CU	1-107
1-108	Appendix CV	1-108
1-109	Appendix CW	1-109
1-110	Appendix CX	1-110
1-111	Appendix CY	1-111
1-112	Appendix CZ	1-112
1-113	Appendix DA	1-113
1-114	Appendix DB	1-114
1-115	Appendix DC	1-115
1-116	Appendix DD	1-116
1-117	Appendix DE	1-117
1-118	Appendix DF	1-118
1-119	Appendix DG	1-119
1-120	Appendix DH	1-120
1-121	Appendix DI	1-121
1-122	Appendix DJ	1-122
1-123	Appendix DK	1-123
1-124	Appendix DL	1-124
1-125	Appendix DM	1-125
1-126	Appendix DN	1-126
1-127	Appendix DO	1-127
1-128	Appendix DP	1-128
1-129	Appendix DQ	1-129
1-130	Appendix DR	1-130
1-131	Appendix DS	1-131
1-132	Appendix DT	1-132
1-133	Appendix DU	1-133
1-134	Appendix DV	1-134
1-135	Appendix DW	1-135
1-136	Appendix DX	1-136
1-137	Appendix DY	1-137
1-138	Appendix DZ	1-138
1-139	Appendix EA	1-139
1-140	Appendix EB	1-140
1-141	Appendix EC	1-141
1-142	Appendix ED	1-142
1-143	Appendix EE	1-143
1-144	Appendix EF	1-144
1-145	Appendix EG	1-145
1-146	Appendix EH	1-146
1-147	Appendix EI	1-147
1-148	Appendix EJ	1-148
1-149	Appendix EK	1-149
1-150	Appendix EL	1-150
1-151	Appendix EM	1-151
1-152	Appendix EN	1-152
1-153	Appendix EO	1-153
1-154	Appendix EP	1-154
1-155	Appendix EQ	1-155
1-156	Appendix ER	1-156
1-157	Appendix ES	1-157
1-158	Appendix ET	1-158
1-159	Appendix EU	1-159
1-160	Appendix EV	1-160
1-161	Appendix EW	1-161
1-162	Appendix EX	1-162
1-163	Appendix EY	1-163
1-164	Appendix EZ	1-164
1-165	Appendix FA	1-165
1-166	Appendix FB	1-166
1-167	Appendix FC	1-167
1-168	Appendix FD	1-168
1-169	Appendix FE	1-169
1-170	Appendix FF	1-170
1-171	Appendix FG	1-171
1-172	Appendix FH	1-172
1-173	Appendix FI	1-173
1-174	Appendix FJ	1-174
1-175	Appendix FK	1-175
1-176	Appendix FL	1-176
1-177	Appendix FM	1-177
1-178	Appendix FN	1-178
1-179	Appendix FO	1-179
1-180	Appendix FP	1-180
1-181	Appendix FQ	1-181
1-182	Appendix FR	1-182
1-183	Appendix FS	1-183
1-184	Appendix FT	1-184
1-185	Appendix FU	1-185
1-186	Appendix FV	1-186
1-187	Appendix FW	1-187
1-188	Appendix FX	1-188
1-189	Appendix FY	1-189
1-190	Appendix FZ	1-190
1-191	Appendix GA	1-191
1-192	Appendix GB	1-192
1-193	Appendix GC	1-193
1-194	Appendix GD	1-194
1-195	Appendix GE	1-195
1-196	Appendix GF	1-196
1-197	Appendix GG	1-197
1-198	Appendix GH	1-198
1-199	Appendix GI	1-199
1-200	Appendix GJ	1-200
1-201	Appendix GK	1-201
1-202	Appendix GL	1-202
1-203	Appendix GM	1-203
1-204	Appendix GN	1-204
1-205	Appendix GO	1-205
1-206	Appendix GP	1-206
1-207	Appendix GQ	1-207
1-208	Appendix GR	1-208
1-209	Appendix GS	1-209
1-210	Appendix GT	1-210
1-211	Appendix GU	1-211
1-212	Appendix GV	1-212
1-213	Appendix GW	1-213
1-214	Appendix GX	1-214
1-215	Appendix GY	1-215
1-216	Appendix GZ	1-216
1-217	Appendix HA	1-217
1-218	Appendix HB	1-218
1-219	Appendix HC	1-219
1-220	Appendix HD	1-220
1-221	Appendix HE	1-221
1-222	Appendix HF	1-222
1-223	Appendix HG	1-223
1-224	Appendix HH	1-224
1-225	Appendix HI	1-225
1-226	Appendix HJ	1-226
1-227	Appendix HK	1-227
1-228	Appendix HL	1-228
1-229	Appendix HM	1-229
1-230	Appendix HN	1-230
1-231	Appendix HO	1-231
1-232	Appendix HP	1-232
1-233	Appendix HQ	1-233
1-234	Appendix HR	1-234
1-235	Appendix HS	1-235
1-236	Appendix HT	1-236
1-237	Appendix HU	1-237
1-238	Appendix HV	1-238
1-239	Appendix HW	1-239
1-240	Appendix HX	1-240
1-241	Appendix HY	1-241
1-242	Appendix HZ	1-242
1-243	Appendix IA	1-243
1-244	Appendix IB	1-244
1-245	Appendix IC	1-245
1-246	Appendix ID	1-246
1-247	Appendix IE	1-247
1-248	Appendix IF	1-248
1-249	Appendix IG	1-249
1-250	Appendix IH	1-250
1-251	Appendix II	1-251
1-252	Appendix IJ	1-252
1-253	Appendix IK	1-253
1-254	Appendix IL	1-254
1-255	Appendix IM	1-255
1-256	Appendix IN	1-256
1-257	Appendix IO	1-257
1-258	Appendix IP	1-258
1-259	Appendix IQ	1-259
1-260	Appendix IR	1-260
1-261	Appendix IS	1-261
1-262	Appendix IT	1-262
1-263	Appendix IU	1-263
1-264	Appendix IV	1-264
1-265	Appendix IW	1-265
1-266	Appendix IX	1-266
1-267	Appendix IY	1-267
1-268	Appendix IZ	1-268
1-269	Appendix JA	1-269
1-270	Appendix JB	1-270
1-271	Appendix JC	1-271
1-272	Appendix JD	1-272
1-273	Appendix JE	1-273
1-274	Appendix JF	1-274
1-275	Appendix JG	1-275
1-276	Appendix JH	1-276
1-277	Appendix JI	1-277
1-278	Appendix JJ	1-278
1-279	Appendix JK	1-279
1-280	Appendix JL	1-280
1-281	Appendix JM	1-281
1-282	Appendix JN	1-282
1-283	Appendix JO	1-283
1-284	Appendix JP	1-284
1-285	Appendix JQ	1-285
1-286	Appendix JR	1-286
1-287	Appendix JS	1-287
1-288	Appendix JT	1-288
1-289	Appendix JU	1-289
1-290	Appendix JV	1-290
1-291	Appendix JW	1-291
1-292	Appendix JX	1-292
1-293	Appendix JY	1-293
1-294	Appendix JZ	1-294
1-295	Appendix KA	1-295
1-296	Appendix KB	1-296
1-297	Appendix KC	1-297
1-298	Appendix KD	1-298
1-299	Appendix KE	1-299
1-300	Appendix KF	1-300
1-301	Appendix KG	1-301
1-302	Appendix KH	1-302
1-303	Appendix KI	1-303
1-304	Appendix KJ	1-304
1-305	Appendix KK	1-305
1-306	Appendix KL	1-306
1-307	Appendix KM	1-307
1-308	Appendix KN	1-308
1-309	Appendix KO	1-309
1-310	Appendix KP	1-310
1-311	Appendix KQ	1-311
1-312	Appendix KR	1-312
1-313	Appendix KS	1-313
1-314	Appendix KT	1-314
1-315	Appendix KU	1-315
1-316	Appendix KV	1-316
1-317	Appendix KW	1-317
1-318	Appendix KX	1-318
1-319	Appendix KY	1-319
1-320	Appendix KZ	1-320
1-321	Appendix LA	1-321
1-322	Appendix LB	1-322
1-323	Appendix LC	1-323
1-324	Appendix LD	1-324
1-325	Appendix LE	1-325
1-326	Appendix LF	1-326
1-327	Appendix LG	1-327
1-328	Appendix LH	1-328
1-329	Appendix LI	1-329
1-330	Appendix LJ	1-330
1-331	Appendix LK	1-331
1-332	Appendix LL	1-332
1-333	Appendix LM	1-333
1-334	Appendix LN	1-334
1-335	Appendix LO	1-335
1-336	Appendix LP	1-336
1-337	Appendix LQ	1-337
1-338	Appendix LR	1-338
1-339	Appendix LS	1-339
1-340	Appendix LT	1-340
1-341	Appendix LU	1-341
1-342	Appendix LV	1-342
1-343	Appendix LW	1-343
1-344	Appendix LX	1-344
1-345	Appendix LY	1-345
1-346	Appendix LZ	1-346
1-347	Appendix MA	1-347
1-348	Appendix MB	1-348
1-349	Appendix MC	1-349
1-350	Appendix MD	1-350
1-351	Appendix ME	1-351
1-352	Appendix MF	1-352
1-353	Appendix MG	1-353
1-354	Appendix MH	1-354
1-355	Appendix MI	1-355
1-356	Appendix MJ	1-356
1-357	Appendix MK	1-357
1-358	Appendix ML	1-358
1-359	Appendix MM	1-359
1-360	Appendix MN	1-360
1-361	Appendix MO	1-361
1-362	Appendix MP	1-362
1-363	Appendix MQ	1-363
1-364	Appendix MR	1-364
1-365	Appendix MS	1-365
1-366	Appendix MT	1-366
1-367	Appendix MU	1-367
1-368	Appendix MV	1-368
1-369	Appendix MW	1-369
1-370	Appendix MX	1-370
1-371	Appendix MY	1-371
1-372	Appendix MZ	1-372
1-373	Appendix NA	1-373
1-374	Appendix NB	1-374
1-375	Appendix NC	1-375
1-376	Appendix ND	1-376
1-377	Appendix NE	1-377
1-378	Appendix NF	1-378
1-379	Appendix NG	1-379
1-380	Appendix NH	1-380
1-381	Appendix NI	1-381
1-382	Appendix NJ	1-382
1-383	Appendix NK	1-383
1-384	Appendix NL	1-384
1-385		

CHAPTER 6

Applications	6-1
Abstracts	6-1
Application Notes	6-5
Introduction to the UPI-41A™	6-5
UPI/Master Protocol	6-6
Example Applications	6-12
Debug Techniques	6-30
Conclusion	6-33
Appendix A	6-34
Programmable Keyboard Interface	6-48
Using the 8295 Dot Matrix Printer Controller	6-57
An 8741A/8041A Digital Cassette Controller	6-90

CHAPTER 7

Data Sheets	7-1
8041A/8641A/8741A Universal Peripheral Interface 8-bit Microcomputer	7-1
8041AH/8041AH-2/8641A/8741A Universal Peripheral Interface 8-bit Microcomputer	7-13
8042/8742 2K Universal Peripheral Interface 8-bit Microcomputer	7-26
8243 MCS-48® Input/Output Expander	7-39
8292 GPIB Controller	7-45
8294 Data Encryption Unit	7-60
8295 Dot Matrix Printer Controller	7-71

CHAPTER 8

System Support	8-1
ICE-41A™ UPI-41A™ In-circuit Emulator	8-1
Multi-ICE™ Software Multiple-in-circuit Emulator	8-5
MCS-48™ Diskette-based Software Support Package	8-9
Model 230 Inteltec® Series II Microcomputer Development System	8-11
IUP-200/IUP-201 Universal PROM Programmers	8-15

Instruction Set	9-1
Instruction Set Description	9-3
Instruction Set Summary	9-3
Alphabetic Listing	9-5

Single-step, Programming, and Power-down Modes	4-1
Single-step	4-1
Programming, Verifying, and Erasing EPROM (8741A, 8742 EPROM Only)	4-3
External Access	4-4
Power-down Mode (8041AH/8042 ROM Only)	4-5

System Operation	5-1
Bus Interface	5-1
Design Examples	5-2
General Handshaking Protocol	5-4

Introduction

1

CHAPTER 1 INTRODUCTION

Accompanying the introduction of microprocessors such as the 8080, 8085, 8088, and 8086 there has been a rapid proliferation of intelligent peripheral devices. These special purpose peripherals extend CPU performance and flexibility in a number of important ways.

Table 1-1. Intelligent Peripheral Devices

8255 (GPIO)	Programmable Peripheral Interface
8251A (USART)	Programmable Communication Interface
8253 (TIMER)	Programmable Interval Timer
8257 (DMA)	Programmable DMA Controller
8259	Programmable Interrupt Controller
8271 (SDFDC), 8272 (DDFDC)	Programmable Floppy Disk Controllers
8273 (SDLC)	Programmable Synchronous Data Link Controller
8274	Programmable Multiprotocol-Serial Communications Controller
8275/8276 (CRT)	Programmable CRT Controllers
8279 (PKD)	Programmable Keyboard/Display Controller
8291A, 8292, 8293	Programmable GPIB System Talker, Listener, Controller

Intelligent devices like the 8272 floppy disk controller and 8273 synchronous data link controller (see Table 1-1) can preprocess serial data and perform control tasks which off-load the main system processor. Higher overall system throughput is achieved and software complexity is greatly reduced. The intelligent peripheral chips simplify master processor control tasks by performing many functions externally in peripheral hardware rather than internally in main processor software.

Intelligent peripherals also provide system flexibility. They contain on-chip mode registers which are programmed by the master processor during system initialization. These control registers allow the peripheral to be configured into many different operation modes. The user-defined program for the peripheral is stored in main system memory and is transferred to the peripheral's registers whenever a mode change is required. Of course, this type of flexibility requires software overhead in the master system which tends to limit the benefit derived from the peripheral chip.

In the past, intelligent peripherals were designed to handle very specialized tasks. Separate chips were

designed for communication disciplines, parallel I/O, keyboard encoding, interval timing, CRT control, etc. Yet, in spite of the large number of devices available and the increased flexibility built into these chips, there is still a large number of microcomputer peripheral control tasks which are not satisfied.

With the introduction of the Universal Peripheral Interface (UPI) microcomputer, Intel has taken the intelligent peripheral concept a step further by providing an intelligent controller that is fully user programmable. It is a complete single-chip microcomputer which can connect directly to a master processor data bus. It has the same advantages of intelligence and flexibility which previous peripheral chips offered. In addition, the UPI is user-programmable: it has 1K bytes of ROM or EPROM memory for program storage plus 64 bytes of RAM memory for data storage or initialization from the master processor. The UPI device allows a designer to fully specify his control algorithm in the peripheral chip without relying on the master processor. Devices like printer controllers and keyboard scanners can be completely self-contained, relying on the master processor only for data transfer.

The UPI family currently consists of five components:

- 8741A microcomputer with 1K EPROM memory
- 8041AH microcomputer with 1K ROM memory
- 8042 microcomputer with 2K ROM memory
- 8243 I/O expander device
- 8742 microcomputer with 2K EPROM memory

The 8741A, 8041AH, 8742 and 8042 single chip microcomputers are functionally equivalent except for the type and amount of program memory available with each. These devices have the following main features:

- 8-bit CPU
- 8-bit data bus interface registers
- 1K by 8 bit ROM or EPROM memory (2K for 8042/8742)
- 64 by 8 bit RAM memory (128 bytes for 8042/8742)
- Interval timer/event counter
- Two 8-bit TTL compatible I/O ports
- Resident clock oscillator
- 12 MHz operation, 1.25 μ sec instruction cycle for 8041AH, 8742, 8042

INTRODUCTION

CHAPTER 1 INTRODUCTION




Figure 1-1. Interfacing Peripherals To Microcomputer Systems

HMOS processing has been applied to the UPI family to allow for additional performance and memory capability while reducing costs. The 8041AH, 8741A, 8042, 8742 are all pin and software compatible. This allows growth in present designs to incorporate new features and add additional performance. For new designs, the additional memory and performance of the 8042/8742 extends the UPI 'grow your own solution' concept to more complex motor control tasks, 80-column printers and process control applications as examples.

The 8243 device is an I/O multiplexer which allows expansion of I/O to over 100 lines (if seven devices are used). All three parts are fabricated with N-channel MOS technology and require a single, 5V supply for operation.

INTERFACE REGISTERS FOR MULTI-PROCESSOR CONFIGURATIONS

In the normal configuration, the 8041AH/8741A, 8042/8742 interfaces to the system bus, just like any intelligent peripheral device (see Figure 1-1). The host processor and the 8041AH/8741A, 8042/8742 form a loosely coupled multi-processor system, that is, communications between the two processors are direct. Common resources are three addressable registers located physically on the 8041AH/8741A, 8042/8742. These registers are the Data Bus Buffer Input (DBBIN), Data Bus Buffer Output (DBBOUT), and Status (STATUS) registers. The host processor may read data from DBBOUT or write commands and data into DBBIN. The status of DBBOUT and DBBIN plus user-defined status is supplied in STATUS. The host may read STATUS

at any time. An interrupt to the UPI processor is automatically generated (if enabled) when DBBIN is loaded.

Because the UPI contains a complete microcomputer with program memory, data memory, and CPU it can function as a "Universal" controller. A designer can program the UPI to control printers, tape transports, or multiple serial communication channels. The UPI can also handle off-line arithmetic processing, or any number of other low speed control tasks.




Figure 1-2. Pin Compatible ROM/EPROM Versions

INTRODUCTION

POWERFUL 8-BIT PROCESSOR

The UPI contains a powerful, 8-bit CPU with as fast as 1.25 μ sec cycle time and two single-level interrupts. Its instruction set includes over 90 instructions for easy software development. Most instructions are single byte and single cycle and none are more than two bytes long. The instruction set is optimized for bit manipulation and I/O operations. Special instructions are included to allow binary or BCD arithmetic operations, table lookup routines, loop counters, and N-way branch routines.

SPECIAL INSTRUCTION SET FEATURES

- For Loop Counters:
 - Decrement Register and Jump if not zero.
- For Bit Manipulation:
 - AND to A (immediate data or Register)
 - OR to A (immediate data or Register)
 - XOR to A (immediate data or Register)
 - AND to Output Ports (Accumulator)
 - OR to Output Ports (Accumulator)
 - Jump Conditionally on any bit in A
- For BDC Arithmetic:
 - Decimal Adjust A
 - Swap 4-bit Nibbles of A
 - Exchange lower nibbles of A and Register
 - Rotate A left or right with or without Carry
- For Lookup Tables:
 - Load A from Page of ROM (Address in A)
 - Load A from Current Page of ROM (Address in A)

Features for Peripheral Control

The UPI 8-bit interval timer/event counter can be used to generate complex timing sequences for control applications or it can count external events such as switch closures and position encoder pulses. Software timing loops can be simplified or eliminated by the interval timer. If enabled, an interrupt to the CPU will occur when the timer overflows.

The UPI I/O complement contains two TTL-compatible 8-bit bidirectional I/O ports and two general-purpose test inputs. Each of the 16 port lines can individually function as either input or output under software control. Four of the port lines can also function as an interface for the 8243 I/O expander which provides four additional 4-bit ports that are directly addressable by UPI software. The 8243 expander allows low cost I/O expansion for large control applications while maintaining easy and efficient software port addressing.




Figure 1-4. 8243 I/O Expander Interface




Figure 1-3. Interfaces And Protocols For Multiprocessor Systems

INTRODUCTION

On-Chip Memory

The UPI's 64 (128) bytes of data memory include dual working register banks and an 8-level program counter stack. Switching between the register banks allows fast response to interrupts. The stack is used to store return addresses and processor status upon entering a subroutine.

The UPI program memory is available in two types to allow flexibility in moving from design to prototype to production with the same PC layout. The 8741A, 8742 device with EPROM memory is very economical for initial system design and development. Its program memory can be electrically programmed using the Intel Universal PROM Programmer. When changes are needed, the entire program can be erased using UV lamp and reprogrammed in about 20 minutes. This means the 8741A/8742 can be used as a single chip "breadboard" for very complex interface and control problems. After the 8741A/8742 is programmed it can be tested in the actual production level PC board and the actual functional environment. Changes required during system debugging can be made in the 8741A/8742 program much more easily than they could be made in a random logic design. The system configuration and PC layout can remain fixed during the development process and the turn around time between changes can be reduced to a minimum.

At any point during the development cycle, the 8741A/8742 EPROM part can be replaced with the low cost 8041AH, 8042 respectively with factory mask programmed memory. The transition from system development to mass production is made smoothly because the 8741A and 8041AH, 8742 and 8042 parts are completely pin compatible. 8742s or

8042s can be used in an 8041AH/8741 socket. This feature allows extensive testing with the EPROM part, even into initial shipments to customers. Yet, the transition to low-cost ROM is simplified to the point of being merely a package substitution.

PREPROGRAMMED UPI's

The 8292, 8294, and 8295 are 8041A's that are programmed by Intel and sold as standard peripherals. The 8292 is a GPIB controller, part of a three chip GPIB system. The 8294 is a Data Encryption Unit that implements the National Bureau of Standards data encryption algorithm. The 8295 is a dot matrix printer controller designed especially for the LRC 7040 series dot matrix impact printers. These parts illustrate the great flexibility offered by the UPI family.

DEVELOPMENT SUPPORT

The UPI microcomputer is fully supported by Intel with development tools like the UPP PROM programmer already mentioned. An ICE-41A in-circuit emulator is also available to allow UPI software and hardware to be developed easily and quickly. The combination of device features and Intel development support make the UPI an ideal component for low-speed peripheral control applications.

UPI DEVELOPMENT SUPPORT

- 8048/8041AH/8042 Assembler
- Universal PROM Programmer UPP Series
- ICE-41A Module
- MULTI-ICE
- Insite User's Library
- Application Engineers
- Training Courses





Figure 1-3: Interfaces And Protocols For Microprocessor Systems

PIN DESCRIPTION



FUNCTIONAL DESCRIPTION




Figure 2-2. Pin Configuration




Figure 2-3. Logic Symbol

The following section summarizes the functions of each UPI-41A pin. NOTE that several pins have two

or more functions which are described in separate paragraphs.

Table 2-1. Pin Description

Symbol	Pin No.	Type	Name and Function
D ₀ -D ₇ (BUS)	12-19	I/O	Data Bus: Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-41AH, 42 microcomputer to an 8-bit master system data bus.
P ₁₀ -P ₁₇	27-34	I/O	Port 1: 8-bit, PORT 1 quasi-bidirectional I/O lines.
P ₂₀ -P ₂₇	21-24 35-38	I/O	Port 2: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P ₂₀ -P ₂₃) interface directly to the 8243 I/O expander device and contain address and data information during PORT 4-7 access. The upper 4 bits (P ₂₄ -P ₂₇) can be programmed to provide interrupt Request and DMA Handshake capability. Software control can configure P ₂₄ as Output Buffer Full (OBF) interrupt, P ₂₅ as Input Buffer Full (IBF) interrupt, P ₂₆ as DMA Request (DRQ), and P ₂₇ as DMA ACKnowledge (DACK).
WR	10	I	Write: I/O write input which enables the master CPU to write data and command words to the UPI-41A INPUT DATA BUS BUFFER.
RD	8	I	Read: I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.
CS	6	I	Chip Select: Chip select input used to select one UPI-41AH, 42 microcomputer out of several connected to a common data bus.
A ₀	9	I	Command/Data Select: Address input used by the master processor to indicate whether byte transfer is data (A ₀ =0) or command (A ₀ =1).
TEST 0, TEST 1	1 39	I	Test Inputs: Input pins which can be directly tested using conditional branch instructions. Frequency Reference: TEST 1 (T ₁) also functions as the event timer input (under software control). TEST 0 (T ₀) is used during PROM programming and verification in the 8741A, 8742.

FUNCTIONAL DESCRIPTION

Table 2-1. Pin Description (Continued)

Symbol	Pin No.	Type	Name and Function
XTAL 1, XTAL 2	2 3	I	Inputs: Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.
SYNC	11	O	Output Clock: Output signal which occurs once per UPI-41A instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.
EA	7	I	External Access: External access input which allows emulation, testing and PROM/ROM verification.
PROG	25	I/O	Program: Multifunction pin used as the program pulse input during PROM programming. During I/O expander access the PROG pin acts as an address/data strobe to the 8243.
RESET	4	I	Reset: Input used to reset status flip-flops and to set the program counter to zero. RESET is also used during PROM programming and verification.
SS	5	I	Single Step: Single step input used in conjunction with the SYNC output to step the program through each instruction.
VCC	40		Power: +5V main power supply pin.
VDD	26		Power: +5V during normal operation. +25V during programming operation, +21V for programming 8742. Low power standby pin in ROM version.
VSS	20		Ground: Circuit ground potential.

The following sections provide a detailed functional description of the UPI microcomputer. Figure 2-4 illustrates the functional blocks within the UPI device.

Figure 2-4 illustrates the functional blocks within the UPI device.




Figure 2-4. UPI-41AH, 42™ Block Diagram

FUNCTIONAL DESCRIPTION

CPU SECTION

The CPU section of the UPI-41AH, 42 microcomputer performs basic data manipulations and controls data flow throughout the single chip computer via the internal 8-bit data bus. The CPU section includes the following functional blocks shown in Figure 2-4:

- Arithmetic Logic Unit (ALU)
- Instruction Decoder
- Accumulator
- Flags

Arithmetic Logic Units (ALU)

The ALU is capable of performing the following operations:

- ADD with or without carry
- AND, OR, and EXCLUSIVE OR
- Increment, Decrement
- Bit complement
- Rotate left or right
- Swap
- BCD decimal adjust

In a typical operation data from the accumulator is combined in the ALU with data from some other source on the UPI-41AH, 42 internal bus (such as a register or an I/O port). The result of an ALU operation can be transferred to the internal bus or back to the accumulator.

If an operation such as an ADD or ROTATE requires more than 8 bits, the CARRY flag is used as an indicator. Likewise, during decimal adjust and other BCD operations the AUXILIARY CARRY flag can be set and acted upon. These flags are part of the Program Status Word (PSW).

Instruction Decoder

During an instruction fetch, the operation code (opcode) portion of each program instruction is stored and decoded by the instruction decoder. The decoder generates outputs used along with various timing signals to control the functions performed in the ALU. Also, the instruction decoder controls the source and destination of ALU data.

Accumulator

The accumulator is the single most important register in the processor. It is the primary source of data to the ALU and is often the destination for results as well. Data to and from the I/O ports and memory normally passes through the accumulator.

PROGRAM MEMORY

The UPI-41AH, 42 microcomputer has 1024, 2048 8-bit words of resident, read-only memory for program

storage. Each of these memory locations is directly addressable by a 10-bit program counter. Depending on the type of application and the number of program changes anticipated, two types of program memory are available:

- 8041AH, 8042 with mask programmed ROM Memory
- 8741A, 8742 with electrically programmable EPROM Memory

The 8041AH and 8741A, 8042 and 8742 are functionally identical parts and are completely pin compatible. The 8742 and 8042 can be used in 8041AH, 8741A sockets. The 8041AH, 8042 has ROM memory which is mask programmed to user specification during fabrication. The 8741A/8742 are electrically programmed by the user using the Universal PROM Programmer (UPP series) with a UPP-848 or UPP-549 Personality Card. It can be erased using ultraviolet light and reprogrammed at any time.

A program memory map is illustrated in Figure 2-5. Memory is divided into 256 location 'pages' and three locations are reserved for special use:




Figure 2-5. Program Memory Map

INTERRUPT VECTORS

1) Location 0

Following a RESET input to the processor, the next instruction is automatically fetched from location 0.

FUNCTIONAL DESCRIPTION

2) Location 3

An interrupt generated by an Input Buffer Full (IBF) condition (when the IBF interrupt is enabled) causes the next instruction to be fetched from location 3.

3) Location 7

A timer overflow interrupt (when enabled) will cause the next instruction to be fetched from location 7.

Following a system **RESET**, program execution begins at location 0. Instructions in program memory are normally executed sequentially. Program control can be transferred out of the main line of code by an input buffer full (IBF) interrupt or a timer interrupt, or when a jump or call instruction is encountered. An IBF interrupt (if enabled) will automatically transfer control to location 3 while a timer interrupt will transfer control to location 7.

All conditional **JUMP** instructions and the indirect **JUMP** instruction are limited in range to the current 256-location page (that is, they alter PC bits 0-7 only). If a conditional **JUMP** or indirect **JUMP** begins in location 255 of a page, it must reference a destination on the following page.

Program memory can be used to store constants as well as program instructions. The UPI-41AH, 42 instruction set contains an instruction (MOVP3) designed specifically for efficient transfer of look-up table information from page 3 of memory.

DATA MEMORY

The UPI-41AH, 42 universal peripheral interface has 64, 128 8-bit words of random access data memory. This memory contains two working register banks, an 8-level program counter stack and a scratch pad memory, as shown in Figure 2-6. The amount of scratch pad memory available is variable depending on the number of addresses nested in the stack and the number of working registers being used.

Addressing Data Memory

The first eight locations in RAM are designated as working registers R0-R7. These locations (or registers) can be addressed directly by specifying a register number in the instruction. Since these locations are easily addressed, they are generally used to store frequently accessed intermediate results. Other locations in data memory are addressed indirectly by using R0 or R1 to specify the desired address. Since all RAM locations (including the eight working registers) can be addressed by 6 bits, the two most significant bits (6 and 7) of the addressing registers are ignored.




Figure 2-6. Data Memory Map

Working Registers

Dual banks of eight working registers are included in the UPI-41AH, 42 data memory. Locations 0-7 make up register bank 0 and locations 24-31 form register bank 1. A **RESET** signal automatically selects register bank 0. When bank 0 is selected, references to R0-R7 in UPI-41AH, 42 instructions operate on locations 0-7 in data memory. A "select register bank" instruction is used to select between the banks during program execution. If the instruction **SEL RB1** (Select Register Bank 1) is executed, then program references to R0-R7 will operate on locations 24-31. As stated previously, registers 0 and 1 in the active register bank are used as indirect address registers for all locations in data memory.

Register bank 1 is normally reserved for handling interrupt service routines, thereby preserving the contents of the main program registers. The **SEL RB1** instruction can be issued at the beginning of an interrupt service routine. Then, upon return to the main program, an **RETR** (return & restore status) instruction will automatically restore the previously selected bank. During interrupt processing, registers in bank 0 can be accessed indirectly using R0' and R1'.

If register bank 1 is not used, registers 24-31 can still serve as additional scratch pad memory.

Program Counter Stack

RAM locations 8–23 are used as an 8-level program counter stack. When program control is temporarily passed from the main program to a subroutine or interrupt service routine, the 10-bit program counter and bits 4–7 of the program status word (PSW) are stored in two stack locations. When control is returned to the main program via an RETR instruction, the program counter and PSW bits 4–7 are restored. Returning via an RET instruction does not restore the PSW bits, however. The program counter stack is addressed by three stack pointer bits in the PSW (bits 0–2). Operation of the program counter stack and the program status word is explained in detail in the following sections.

The stack allows up to eight levels of subroutine 'nesting'; that is, a subroutine may call a second subroutine, which may call a third, etc., up to eight levels. Unused stack locations can be used as scratch pad memory. Each unused level of subroutine nesting provides two additional RAM locations for general use.

The following sections provide a detailed description of the Program Counter Stack and the Program Status Word.

PROGRAM COUNTER

The UPI-41AH, 42 microcomputer has a 10-bit program counter (PC) which can directly address any of the 1024 locations in program memory. The program counter always contains the address of the next instruction to be executed and is normally incremented sequentially for each instruction to be executed when each instruction fetches occurs.

When control is temporarily passed from the main program to a subroutine or an interrupt routine, however, the PC contents must be altered to point to the address of the desired routine. The stack is used to save the current PC contents so that, at the end of the routine, main program execution can continue. The program counter is initialized to zero by a RESET signal.

PROGRAM COUNTER STACK

The Program Counter Stack is composed of 16 locations in Data Memory as illustrated in Figure 2-7. These RAM locations (8 through 23) are used to store the 10-bit program counter and 4 bits of the program status word.

An interrupt or CALL to a subroutine causes the contents of the program counter to be stored in one of the 8 register pairs of the program counter stack.




Figure 2-7. Program Counter Stack

A 3-bit Stack Pointer which is part of the Program Status Word (PSW) determines the stack pair to be used at a given time. The stack pointer is initialized by a RESET signal to 00H which corresponds to RAM locations 8 and 9.

The first call or interrupt results in the program counter and PSW contents being transferred to RAM locations 8 and 9 in the format shown in Figure 2-7. The stack pointer is automatically incremented by 1 to point to locations 10 and 11 in anticipation of another CALL.

Nesting of subroutines within subroutines can continue up to 8 levels without overflowing the stack. If overflow does occur the deepest address stored (locations 8 and 9) will be overwritten and lost since the stack pointer overflows from 07H to 00H. Likewise, the stack pointer will underflow from 00H to 07H.

The end of a subroutine is signaled by a return instruction, either RET or RETR. Each instruction will automatically decrement the Stack Pointer and transfer the contents of the proper RAM register pair to the Program Counter.

PROGRAM STATUS WORD

The 8-bit program status word illustrated in Figure 2-8 is used to store general information about program execution. In addition to the 3-bit Stack

FUNCTIONAL DESCRIPTION




Figure 2-8. Program Status Word

Pointer discussed previously, the PSW includes the following flags:

- CY — Carry
- AC — Auxiliary Carry
- F₀ — Flag 0
- BS — Register Bank Select

The Program Status Word (PSW) is actually a collection of flip-flops located throughout the machine which are read or written as a whole. The PSW can be loaded to or from the accumulator by the MOV A, PSW or MOV PSW, A instructions. The ability to write directly to the PSW allows easy restoration of machine status after a power-down sequence.

The upper 4 bits of the PSW (bits 4, 5, 6, and 7) are stored in the PC Stack with every subroutine CALL or interrupt vector. Restoring the bits on a return is optional. The bits are restored if an RETR instruction is executed, but not if an RET is executed.

PSW bit definitions are as follows:

- Bits 0-2 Stack Pointer Bits S₀, S₁, S₂
- Bit 3 Not Used
- Bit 4 Working Register Bank
0 = Bank 0
1 = Bank 1
- Bit 5 Flag 0 bit (F₀)
This is a general purpose flag which can be cleared or comple-

mented and tested with conditional jump instructions. It may be used during data transfer to an external processor.

- Bit 6 Auxiliary Carry (AC)
The flag status is determined by an ADD instruction and is used by the Decimal Adjustment instruction DAA.
- Bit 7 Carry (CY)
The flag indicates that a previous operation resulted in overflow of the accumulator.

CONDITIONAL BRANCH LOGIC

Conditional Branch Logic in the UPI-41AH, 42 allows the status of various processor flags, inputs, and other hardware functions to directly affect program execution. The status is sampled in state 3 of the first cycle.

Table 2-2 lists the internal conditions which are testable and indicates the condition which will cause a jump. In all cases, the destination address must be within the page of program memory (256 locations) in which the jump instruction occurs.

OSCILLATOR AND TIMING CIRCUITS

The 8041A's internal timing generation is controlled by a self-contained oscillator and timing circuit. A choice of crystal, L-C or external clock can be used to derive the basic oscillator frequency.

The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 2-9. Figure 2-10 shows instruction cycle timing.

Table 2-2. Conditional Branch Instructions

Device	Instruction Mnemonic	Jump Condition
Accumulator	JZ	All bits zero
Accumulator bit	JNB	Any bit not zero
Carry flag	JC	Bit "b" = 1
User flag	JNC	Carry flag = 1
Timer flag	JFO	Carry flag = 0
Test Input 0	JF1	F ₀ flag = 1
Test Input 1	JTF	F ₁ flag = 1
	JT0	Timer flag = 1
	JNT0	T ₀ = 1
	JT1	T ₀ = 0
	JNT1	T ₁ = 1
	JNIBF	T ₁ = 0
Input Buffer flag	JNIBF	IBF flag = 0
Output Buffer flag	JOBF	OBF flag = 1

FUNCTIONAL DESCRIPTION




Figure 2-9. Oscillator Configuration

Oscillator

The on-board oscillator is a series resonant circuit with a frequency range of 1 to 12 (8041AH-2/8042/8742) MHz. Pins XTAL 1 and XTAL 2 are input and output (respectively) of a high gain amplifier stage. A crystal or inductor and capacitor connected between XTAL 1 and XTAL 2 provide the feedback and proper phase shift for oscillation. Recommended connections for crystal or L-C are shown in Figure 2-11.




Figure 2-10. Instruction Cycle Timing

State Counter

The output of the oscillator is divided by 3 in the state counter to generate a signal which defines the state times of the machine.

Each instruction cycle consists of five states as illustrated in Figure 2-10 and Table 2-3. The overlap of address and execution operations illustrated in Figure 2-10 allows fast instruction execution.

Table 2-3. Instruction Timing Diagram

INSTRUCTION	CYCLE 1					CYCLE 2				
	S1	S2	S3	S4	S5	S1	S2	S3	S4	S5
IN A,Pp	Fetch Instruction	Increment Program Counter	—	Increment Timer	—	—	Read Port	—	—	—
OUTL Pp,A	Fetch Instruction	Increment Program Counter	—	Increment Timer	Output To Port	—	—	—	—	—
ANL Pp, DATA	Fetch Instruction	Increment Program Counter	—	Increment Timer	Read Port	Fetch Immediate Data	—	Increment Program Counter	Output To Port	—
ORL Pp, DATA	Fetch Instruction	Increment Program Counter	—	Increment Timer	Read Port	Fetch Immediate Data	—	Increment Program Counter	Output To Port	—
MOVD A,Pp	Fetch Instruction	Increment Program Counter	Output Opcode/Address	Increment Timer	—	—	Read P2 Lower	—	—	—
MOVD Pp,A	Fetch Instruction	Increment Program Counter	Output Opcode/Address	Increment Timer	Output Data To P2 Lower	—	—	—	—	—
ANLD Pp,A	Fetch Instruction	Increment Program Counter	Output Opcode/Address	Increment Timer	Output Data	—	—	—	—	—
ORLD Pp,A	Fetch Instruction	Increment Program Counter	Output Opcode/Address	Increment Timer	Output Data	—	—	—	—	—
J (Conditional)	Fetch Instruction	Increment Program Counter	Sample Condition	Increment Timer	—	Fetch Immediate Data	—	Update Program Counter	—	—
MOV STS, A	Fetch Instruction	Increment Program Counter	—	Increment Timer	Update Status Register	—	—	—	—	—
IN A,DBB	Fetch Instruction	Increment Program Counter	—	Increment Timer	—	—	—	—	—	—
OUT DBB,A	Fetch Instruction	Increment Program Counter	—	Increment Timer	Output To Port	—	—	—	—	—
STRT T	Fetch Instruction	Increment Program Counter	—	—	Start Counter	—	—	—	—	—
STOP TCNT	Fetch Instruction	Increment Program Counter	—	—	Slop Counter	—	—	—	—	—
EN I	Fetch Instruction	Increment Program Counter	—	Enable Interrupt	—	—	—	—	—	—
DIS I	Fetch Instruction	Increment Program Counter	—	Disable Interrupt	—	—	—	—	—	—
EN DMA	Fetch Instruction	Increment Program Counter	—	DMA Enabled; DRQ Cleared	—	—	—	—	—	—
EN FLAGS	Fetch Instruction	Increment Program Counter	—	OFB, IBF Output Enabled	—	—	—	—	—	—

FUNCTIONAL DESCRIPTION




Figure 2-11. Recommended Crystal and L-C Connections

Cycle Counter

The output of the state counter is divided by 5 in the cycle counter to generate a signal which defines a machine cycle. This signal is called SYNC and is available continuously on the SYNC output pin. It can be used to synchronize external circuitry or as a general purpose clock output. It is also used for synchronizing single-step.

Frequency Reference

The external crystal provides high speed and accurate timing generation. A crystal frequency of 5.9904 MHz is useful for generation of standard communication frequencies by the 8041AH/8741, 8042/8742. However, if an accurate frequency reference and maximum processor speed are not required, an inductor and capacitor may be used in place of the crystal as shown in Figure 2-11.

A recommended range of inductance and capacitance combinations is given below:

- $L = 130 \mu\text{H}$ corresponds to 3 MHz
- $L = 45 \mu\text{H}$ corresponds to 5 MHz




Figure 2-12. Recommended Connection For External Clock Signal

An external clock signal can also be used as a frequency reference to the 8741AH, 8741A, 8742 or 8042; however, the levels are *not* TTL compatible. The signal must be in the 1-12 MHz frequency range and must be connected to pins XTAL 1 and XTAL 2 by buffers with a suitable pull-up resistor to guarantee that a logic "1" is above 3.8 volts. The recommended connection is shown in Figure 2-12.

INTERVAL TIMER/EVENT COUNTER

The 8041AH, 8042 has a resident 8-bit timer/counter which has several software selectable modes of operation. As an interval timer, it can generate accurate delays from 80 microseconds to 20.48 milliseconds without placing undue burden on the processor. In the counter mode, external events such as switch closures or tachometer pulses can be counted and used to direct program flow.

Timer Configuration

Figure 2-13 illustrates the basic timer/counter configuration. An 8-bit register is used to count pulses from either the internal clock and prescaler or from an external source. The counter is presetable and readable with two MOV instructions which transfer the contents of the accumulator to the counter and vice-versa (i.e. MOV T, A and MOV A, T). The counter is stopped by a RESET or STOP TCNT instruction and remains stopped until restarted either as a timer (START T instruction) or as a counter (START CNT instruction). Once started, the counter will increment to its maximum count (FFH) and overflow to zero continuing its count until stopped by a STOP TCNT instruction or RESET.

The increment from maximum count to zero (overflow) results in setting the Timer Flag (TF) and generating an interrupt request. The state of the overflow flag is testable with the conditional jump




Figure 2-13. Timer Counter

instruction, JTF. The flag is reset by executing a JTF or by a RESET signal.

The timer interrupt request is stored in a latch and ORed with the input buffer full interrupt request. The timer interrupt can be enabled or disabled independent of the IBF interrupt by the EN TCNTI and DIS TCTNI instructions. If enabled, the counter overflow will cause a subroutine call to location 7 where the timer service routine is stored. If the timer and Input Buffer Full interrupts occur simultaneously, the IBF source will be recognized and the call will be to location 3. Since the timer interrupt is latched, it will remain pending until the DBBIN register has been serviced and will immediately be recognized upon return from the service routine. A pending timer interrupt is reset by the initiation of a timer interrupt service routine.

Event Counter Mode

The STRT CNT instruction connects the TEST 1 input pin to the counter input and enables the counter. Note this instruction does not clear the counter. The counter is incremented on high to low transitions of the TEST 1 input. The TEST 1 input must remain high for a minimum of one state in order to be registered (250 ns at 12 MHz). The maximum count frequency is one count per three instruction cycles (267 kHz at 12 MHz). There is no minimum frequency limit.

Timer Mode

The STRT T instruction connects the internal clock to the counter input and enables the counter. The

input clock is derived from the SYNC signal of the internal oscillator and the divide-by-32 prescaler. The configuration is illustrated in Figure 2-13. Note this instruction does not clear the timer register. Various delays and timing sequences between 40 μ sec and 10.24 msec can easily be generated with a minimum of software timing loops (at 12 MHz).

Times longer than 10.24 msec can be accurately measured by accumulating multiple overflows in a register under software control. For time resolution less than 40 μ sec, an external clock can be applied to the TEST 1 counter input (see Event Counter Mode). The minimum time resolution with an external clock is 3.75 μ sec (267 kHz at 12 MHz).

TEST 1 Event Counter Input

The TEST 1 pin is multifunctional. It is automatically initialized as a test input by a RESET signal and can be tested using UPI-41A conditional branch instructions.

In the second mode of operation, illustrated in Figure 2-13, the TEST 1 pin is used as an input to the internal 8-bit event counter. The Start Counter (STRT CNT) instruction controls an internal switch which connects TEST 1 through an edge detector to the 8-bit internal counter. Note that this instruction does not inhibit the testing of TEST 1 via conditional Jump instructions.

In the counter mode the TEST 1 input is sampled once per instruction cycle. After a high level is detected, the next occurrence of a low level at TEST 1

FUNCTIONAL DESCRIPTION

will cause the counter to increment by one.

The event counter functions can be stopped by the Stop Timer/Counter (STOP TCNT) instruction. When this instruction is executed the TEST 1 pin becomes a test input and functions as previously described.

TEST INPUTS

There are two multifunction pins designated as Test Inputs, TEST 0 and TEST 1. In the normal mode of operation, status of each of these lines can be directly tested using the following conditional Jump instructions:

- JTO Jump if TEST 0 = 1
- JNT0 Jump if TEST 0 = 0
- JT1 Jump if TEST 1 = 1
- JNT1 Jump if TEST 1 = 0

The test inputs are TTL compatible. An external logic signal connected to one of the test inputs will be sampled at the time the appropriate conditional jump instruction is executed. The path of program execution will be altered depending on the state of the external signal when sampled.

INTERRUPTS

The 8041AH/8741A, 8042/8742 has the following internal interrupts:

- Input Buffer Full (IBF) interrupt
- Timer Overflow interrupt

The IBF interrupt forces a CALL to location 3 in program memory; a timer-overflow interrupt forces a CALL to location 7. The IBF interrupt is enabled by the EN I instruction and disabled by the DIS I instruction. The timer-overflow interrupt is enabled and disabled by the EN TNCTI and DIS TCNTI instructions, respectively.

Figure 2-14 illustrates the internal interrupt logic. An IBF interrupt request is generated whenever WR and CS are both low, regardless of whether interrupts are enabled. The interrupt request is cleared upon entering the IBF service routine only. That is, the DIS I instruction does not clear a pending IBF interrupt.

Interrupt Timing Latency

When the IBF interrupt is enabled and an IBF interrupt request occurs, an interrupt sequence is initiated as soon as the currently executing instruction is completed. The following sequence occurs:

- A CALL to location 3 is forced.
- The program counter and bits 4-7 of the Program Status Word are stored in the stack.
- The stack pointer is incremented.




Figure 2-14. Interrupt Logic

Location 3 in program memory should contain an unconditional jump to the beginning of the IBF interrupt service routine elsewhere in program memory. At the end of the service routine, an RETR (Return and Restore Status) instruction is used to return control to the main program. This instruction will restore the program counter and PSW bits 4-7, providing automatic restoration of the previously active register bank as well. RETR also re-enables interrupts.

A timer-overflow interrupt is enabled by the EN TCNTI instruction and disabled by the DIS TCNTI instruction. If enabled, this interrupt occurs when the timer/counter register overflows. A CALL to location 7 is forced and the interrupt routine proceeds as described above.

The interrupt service latency is the sum of current instruction time, interrupt recognition time, and the internal call to the interrupt vector address. The worst case latency time for servicing an interrupt is 7 clock cycles. Best case latency is 4 clock cycles.

Interrupt Timing

Interrupt inputs may be enabled or disabled under program control using EN I, DIS I, EN TCNTI and DIS TCNTI instructions. Also, a RESET input will disable interrupts. An interrupt request must be removed before the RETR instruction is executed to return from the service routine, otherwise the processor will re-enter the service routine immediately. Thus, the WR and CS inputs should not be held low longer than the duration of the interrupt service routine.

The interrupt system is single level. Once an interrupt is detected, all further interrupt requests are latched but are not acted upon until execution of an RETR instruction re-enables the interrupt input logic. This occurs at the beginning of the second cycle of the RETR instruction. If an IBF interrupt and a timer-overflow interrupt occur simultaneously, the IBF interrupt will be recognized first and the timer-overflow interrupt will remain pending until the end of the interrupt service routine.

External Interrupts

An external interrupt can be created using the UPI-41AH, 42 timer/counter in the event counter mode. The counter is first preset to FFH and the EN TCNTI instruction is executed. A timer-overflow interrupt is generated by the first high to low transition of the TEST 1 input pin. Also, if an IBF interrupt occurs during servicing of the timer/counter interrupt, it will remain pending until the end of the service routine.

Host Interrupts And DMA

If needed, two external interrupts to the host system can be created using the EN FLAGS instruction. This instruction allocates two I/O lines on PORT 2 (P24 and P25). P24 is the Output Buffer Full interrupt request line to the host system; P25 is the Input Buffer empty interrupt request line. These interrupt outputs reflect the internal status of the OBF flag and the IBF inverted flag. Note, these outputs may be inhibited by writing a "0" to these pins. Reenabling interrupts is done by writing a "1" to these port pins. Interrupts are typically enabled after power on since the I/O ports are set in a "1" condition. The EN FLAG's effect is only cancelled by a device RESET.

DMA handshaking controls are available from two pins on PORT 2 of the UPI-41A microcomputer. These lines (P26 and P27) are enabled by the EN DMA instruction. P26 becomes DMA request (DRQ) and P27 becomes DMA acknowledge (DACK). The UPI program initiates a DMA request by writing a "1" to P26. The DMA controller transfers the data into the DBBIN data register using DACK which acts as a chip select. The EN DMA instruction can only be cancelled by a chip RESET.

RESET

The RESET input provides a means for internal initialization of the processor. An automatic initialization pulse can be generated at power-on by simply connecting a 1 μ fd capacitor between the RESET input and ground as shown in Figure 2-15. It has an internal pull-up resistor to charge the capacitor and a Schmitt-trigger circuit to generate a clean transition. A 2-stage synchronizer has been added to support reliable operation up to 12 MHz.

If automatic initialization is used, RESET should be held low for at least 10 milliseconds to allow the power supply to stabilize. If an external RESET signal is used, RESET may be held low for a minimum of 8 instruction cycles. Figure 2-15 illustrates a configuration using an external TTL gate to generate the RESET input. This configuration can be used to derive the RESET signal from the 8224 clock generator in an 8080 system.

The RESET input performs the following functions:

- Disables Interrupts
- Clears Program Counter to Zero
- Clears Stack Pointer
- Clears Status Register and Flags
- Clears Timer and Timer Flag
- Stops Timer
- Selects Register Bank 0
- Sets PORTS 1 and 2 to Input Mode

FUNCTIONAL DESCRIPTION




Figure 2-15. External Reset Configuration

DATA BUS BUFFER

Two 8-bit data bus buffer registers, DBBIN and DBBOUT, serve as temporary buffers for commands and data flowing between it and the master processor. Externally, data is transmitted or received by the DBB registers upon execution of an INput or OUTput instruction by the master processor. Four control signals are used:

- A₀ Address input signifying control or data
- \overline{CS} Chip Select
- \overline{RD} Read strobe
- \overline{WR} Write strobe

Transfer can be implemented with or without UPI program interference by enabling or disabling an internal UPI interrupt. Internally, data transfer be-

An 8-bit register containing status flags is used to indicate the status of the DBB registers. The eight status flags are defined as follows:

- **OBF Output Buffer Full** This flag is automatically set when the UPI-Microcomputer loads the DBBOUT register and is cleared when the master processor writes to the data register.
- **IBF Input Buffer Full** This flag is automatically set when the master processor writes to the DBBIN register and is cleared when the UPI-Microcomputer puts the data register contents to its accumulator.
- **F₀** This is a general purpose flag which can be cleared or set by UPI software control.
- **F₁** This flag is used to transfer UPI status information to the master processor.
- **F₂ Command/Data** This flag is used to indicate the direction of the A₀ input line when the master processor writes a character to the data register. The flag is set when the master processor writes to the DBB and the UPI accumulator is under software control and is completely asynchronous to the external processor timing. This allows the UPI software to handle peripheral control tasks independent of the main processor while still maintaining a data interface with the master system.

All flags in the status register are automatically cleared by a RESET input.

Configuration

Figure 2-16 illustrates the internal configuration of the DBB registers. Data is stored in two 8-bit buffer registers, DBBIN and DBBOUT. DBBIN and DBBOUT may be accessed by the external processor using the \overline{WR} line and the \overline{RD} line, respectively. The data bus is a bidirectional, three-state bus which can be connected directly to an 8-bit microprocessor system. Four control lines (\overline{WR} , \overline{RD} , \overline{CS} , A₀) are used by the external processor to transfer data to and from the DBBIN and DBBOUT registers.




Figure 2-16. Data Bus Buffer Configuration

FUNCTIONAL DESCRIPTION

An 8-bit register containing status flags is used to indicate the status of the DBB registers. The eight status flags are defined as follows:

- **OBF Output Buffer Full** This flag is automatically set when the UPI-Microcomputer loads the DBBOUT register and is cleared when the master processor reads the data register.
- **IBF Input Buffer Full** This flag is set when the master processor writes a character to the DBBIN register and is cleared when the UPI inputs the data register contents to its accumulator.
- **F0** This is a general purpose flag which can be cleared or toggled under UPI software control. The flag is used to transfer UPI status information to the master processor.
- **F1 Command/Data** This flag is set to the condition of the A0 input line when the master processor writes a character to the data register. The F1 flag can also be cleared or toggled under UPI-Microcomputer program control.
- **ST4 Through ST7** These bits are user defined status bits. They are defined by the MOV STS,A instruction.

All flags in the status register are automatically cleared by a RESET input.

SYSTEM INTERFACE

Figure 2-17 illustrates how an UPI-Microcomputer can be connected to a standard 8080-type bus system. Data lines D0-D7 form a three-state, bidirectional port which can be connected directly to the system data bus. The UPI bus interface has sufficient drive capability (400 μ A) for small systems, however, a larger system may require buffers.

Four control signals are required to handle the data and status information transfer:

- **WR** I/O WRITE signal used to transfer data from the system bus to the UPI DBBIN register and set the F1 flag in the status register.
- **RD** I/O READ signal used to transfer data from the DBBOUT register or status register to the system data bus.
- **CS** CHIP SELECT signal used to enable one 8041A out of several connected to a common bus.
- **A0** Address input used to select either the 8-bit status register or DBBOUT register during an I/O READ.

Also, the signal is used to set the F1 flag in the status register during an I/O WRITE.




Figure 2-17. Interface to 8080 System Bus

FUNCTIONAL DESCRIPTION

The \overline{WR} and \overline{RD} signals are active low and are standard MCS-80 peripheral control signals used to synchronize data transfer between the system bus and peripheral devices.

The \overline{CS} and A_0 signals are decoded from the address bus of the master system. In a system with few I/O devices a linear addressing configuration can be used where A_0 and A_1 lines are connected directly to A_0 and \overline{CS} inputs (see Figure 2-17).

Data Read

Table 2-4 illustrates the relative timing of a DBBOUT Read. When \overline{CS} , A_0 , and \overline{RD} are low, the contents of the DBBOUT register is placed on the three-state Data lines D_0 - D_7 and the OBF flag is cleared.

The master processor uses \overline{CS} , A_0 , \overline{WR} , and \overline{RD} to control data transfer between the DBBOUT register and the master system. The following operations are under master processor control:

Table 2-4. Data Transfer Controls

\overline{CS}	\overline{RD}	\overline{WR}	A_0	
0	0	1	0	Read DBBOUT register
0	0	1	1	Read STATUS register
0	1	0	0	Write DBBIN data register
0	1	0	1	Write DBBIN command register
1	x	x	x	Disable DBB

Status Read

Table 2-4 shows the logic sequence required for a STATUS register read. When \overline{CS} and \overline{RD} are low with A_0 high, the contents of the 8-bit status register appears on Data lines D_0 - D_7 .

Data Write

Table 2-4 shows the sequence for writing information to the DBBIN register. When \overline{CS} and \overline{WR} are low, the contents of the system data bus is latched into DBBIN. Also, the IBF flag is set and an interrupt is generated, if enabled.

Command Write

During any write (Table 2-4), the state of the A_0 input is latched into the status register in the F_1 (command/data) flag location. This additional bit is used to signal whether DBBIN contents are command ($A_0 = 1$) or data ($A_0 = 0$) information.

INPUT/OUTPUT INTERFACE

The UPI-41A has 16 lines for input and output functions. These I/O lines are grouped as two 8-bit TTL compatible ports: PORTS 1 and 2. The port lines

can individually function as either inputs or outputs under software control. In addition, the lower 4 lines of PORT 2 can be used to interface to an 8243 I/O expander device to increase I/O capacity to 28 or more lines. The additional lines are grouped as 4-bit ports: PORTS 4, 5, 6, and 7.

PORTS 1 and 2

PORTS 1 and 2 are each 8 bits wide and have the same I/O characteristics. Data written to these ports by an OUTL Pp,A instruction is latched and remains unchanged until it is rewritten. Input data is sampled at the time the IN, A,Pp instruction is executed. Therefore, input data must be present at the PORT until read by an INPut instruction. PORT 1 and 2 inputs are fully TTL compatible and outputs will drive one standard TTL load.

Circuit Configuration

The PORT 1 and 2 lines have a special output structure (shown in Figure 2-18) that allows each line to serve as an input, an output, or both, even though outputs are statically latched.

Each line has a permanent high impedance pull-up (50K Ω) which is sufficient to provide source current for a TTL high level, yet can be pulled low by a standard TTL gate drive. Whenever a "1" is written to a line, a low impedance pull-up (5K Ω) is switched in momentarily (500 ns) to provide a fast transition from 0 to 1. When a "0" is written to the line, a low impedance pull-down (300 Ω) is active to provide TTL current sinking capability.

To use a particular PORT pin as an input, a logic "1" must first be written to that pin.

NOTE: A \overline{RESET} initializes all PORT pins to the high impedance logic "1" state.

An external TTL device connected to the pin has sufficient current sinking capability to pull-down the pin to the low state. An IN A,Pp instruction will sample the status of PORT pin and will input the proper logic level. With no external input connected, the IN A,Pp instruction inputs the previous output status.

This structure allows input and output information on the same pin and also allows any mix of input and output lines on the same port. However, when inputs and outputs are mixed on one PORT, a PORT write will cause the strong internal pull-ups to turn on at all inputs. If a switch or other low impedance device is connected to an input, a PORT write ("1" to an input) could cause current limits on internal lines to

FUNCTIONAL DESCRIPTION




Figure 2-18. Quasi-Bidirectional Port Structure

be exceeded. Figure 2-19 illustrates the recommended connection when inputs and outputs are mixed on one PORT.

The bidirectional port structure in combination with the UPI-41AH, 42 logical AND and OR instructions provides an efficient means for handling single line inputs and outputs within an 8-bit processor.

PORTS 4, 5, 6, and 7

By using an 8243 I/O expander, 16 additional I/O lines can be connected to the UPI-41AH, 42 and directly addressed as 4-bit I/O ports using UPI-41AH, 42 instructions. This feature saves program space and design time, and improves the bit handling capability of the UPI-41AH, 42.

The lower half of PORT 2 provides an interface to the 8243 as illustrated in Figure 2-20. The PROG pin is used as a strobe to clock address and data information via the PORT 2 interface. The extra 16 I/O lines are referred to in UPI software as PORTS 4, 5, 6, and 7. Each PORT can be directly addressed and can be ANDed and ORed with an immediate data mask. Data can be moved directly to the accumulator from the expander PORTS (or vice-versa).

The 8243 I/O ports, PORTS 4, 5, 6, and 7, provide more drive capability than the UPI-41AH, 42 bidirectional ports. The 8243 output is capable of driving about 5 standard TTL loads.




Figure 2-19. Recommended PORT Input Connections

FUNCTIONAL DESCRIPTION




Figure 2-20. 8243 Expander Interface

Multiple 8243's can be connected to the PORT 2 interface. In normal operation, only one of the 8243's would be active at the time an Input or Output command is executed. The upper half of PORT 2 is used to provide chip select signals to the 8243's. Figure 2-21 shows how four 8243's could be connected. Soft-

ware is needed to select and set the proper PORT 2 pin before an INPUT or OUTPUT command to PORTS 4-7 is executed. In general, the software overhead required is very minor compared to the added flexibility of having a large number of I/O pins available.




Figure 2-21. Multiple 8243 Expansion

3

Instruction Set

CHAPTER 3 INSTRUCTION SET

The UPI-41AH, 42 Instruction Set is opcode-compatible with the MCS-48 set except for the elimination of external program and data memory instructions and the addition of the data bus buffer instructions. It is very straightforward and efficient in its use of program memory. All instructions are either 1 or 2 bytes in length (over 70% are only 1 byte long) and over half of the instructions execute in one machine cycle. The remainder require only two cycles and include Branch, Immediate, and I/O operations.

The UPI-41AH, 42 Instruction Set efficiently handles the single-bit operations required in control applications. Special instructions allow port bits to be set or cleared individually. Also, any accumulator bit can be directly tested via conditional branch instructions. Additional instructions are included to simplify loop counters, table look-up routines and N-way branch routines.

The UPI-41AH, 42 Microcomputer handles arithmetic operations in both binary and BCD for efficient interface to peripherals such as keyboards and displays.

The instruction set can be divided into the following groups:

- Data Moves
- Accumulator Operations
- Flags
- Register Operations
- Branch Instructions
- Control
- Timer Operations
- Subroutines
- Input/Output Instructions

Data Moves (See Instruction Summary)

The 8-bit accumulator is the control point for all data transfers within the UPI-41AH, 42. Data can be transferred between the 8 registers of each working register bank and the accumulator directly (i.e., with a source or destination register specified by 3 bits in the instruction). The remaining locations in the RAM array are addressed either by R₀ or R₁ of the active register bank. Transfers to and from RAM require one cycle.

Constants stored in Program Memory can be loaded directly into the accumulator or the eight working registers. Data can also be transferred directly between the accumulator and the on-board timer/counter, the Status Register (STS), or the Program Status Word (PSW). Transfers to the STS register alter bits 4-7 only. Transfers to the PSW alter ma-

chine status accordingly and provide a means of restoring status after an interrupt or of altering the stack pointer if necessary.

Accumulator Operations

Immediate data, data memory, or the working registers can be added (with or without carry) to the accumulator. These sources can also be ANDed, ORed, or exclusive ORed to the accumulator. Data may be moved to or from the accumulator and working registers or data memory. The two values can also be exchanged in a single operation.

The lower 4 bits of the accumulator can be exchanged with the lower 4 bits of any of the internal RAM locations. This operation, along with an instruction which swaps the upper and lower 4-bit halves of the accumulator, provides easy handling of BCD numbers and other 4-bit quantities. To facilitate BCD arithmetic a Decimal Adjust instruction is also included. This instruction is used to correct the result of the binary addition of two 2-digit BCD numbers. Performing a decimal adjust on the result in the accumulator produces the desired BCD result.

The accumulator can be incremented, decremented, cleared, or complemented and can be rotated left or right 1 bit at a time with or without carry.

A subtract operation can be easily implemented in UPI-41AH, 42 software using three single-byte, single-cycle instructions. A value can be subtracted from the accumulator by using the following instructions:

- Complement the accumulator
- Add the value to the accumulator
- Complement the accumulator

Flags

There are four user accessible flags:

- Carry
- Auxiliary Carry
- F₀
- F₁

The Carry flag indicates overflow of the accumulator, while the Auxiliary Carry flag indicates overflow between BCD digits and is used during decimal adjust operations. Both Carry and Auxiliary Carry are part of the Program Status Word (PSW) and are stored in the stack during subroutine calls. The F₀ and F₁ flags are general-purpose flags which can be cleared or complemented by UPI instructions. F₀ is accessible via the Program Status Word and is stored in the stack with the Carry flags. F₁ reflects the condition of the A₀ line, and caution must be used when setting or clearing it.

INSTRUCTION SET

Register Operations

The working registers can be accessed via the accumulator as explained above, or they can be loaded with immediate data constants from program memory. In addition, they can be incremented or decremented directly, or they can be used as loop counters as explained in the section on branch instructions.

Additional Data Memory locations can be accessed with indirect instructions via R₀ and R₁.

Branch Instructions

The UPI-41AH, 42 Instruction Set includes 17 jump instructions. The unconditional jump instruction allows jumps anywhere in the 1K words of program memory. All other jump instructions are limited to the current page (256 words) of program memory.

Conditional jump instructions can test the following inputs and machine flags:

- TEST 0 input pin
- TEST 1 input pin
- Input Buffer Full flag
- Output Buffer Full flag
- Timer flag
- Accumulator zero
- Accumulator bit
- Carry flag
- F₀ flag
- F₁ flag

The conditions tested by these instructions are the instantaneous values at the time the conditional jump instruction is executed. For instance, the jump on accumulator zero instruction tests the accumulator itself, not an intermediate flag.

The decrement register and jump if not zero (DJNZ) instruction combines decrement and branch operations in a single instruction which is useful in implementing a loop counter. This instruction can designate any of the 8 working registers as a counter and can effect a branch to any address within the current page of execution.

A special indirect jump instruction (JMPP @A) allows the program to be vectored to any one of several different locations based on the contents of the accumulator. The contents of the accumulator point to a location in program memory which contains the jump address. As an example, this instruction could be used to vector to any one of several routines based on an ASCII character which has been loaded into the accumulator. In this way, ASCII inputs can be used to initiate various routines.

Control

The UPI-41AH, 42 Instruction Set has six instructions for control of the DMA, interrupts, and selection of working register banks.

The UPI-41AH, 42 provides two instructions for control of the external microcomputer system. IBF and OBF flags can be routed to PORT 2 allowing interrupts of the external processor. DMA handshaking signals can also be enabled using lines from PORT 2.

The IBF interrupt can be enabled and disabled using two instructions. Also, the interrupt is automatically disabled following a RESET input or during an interrupt service routine.

The working register bank switch instructions allow the programmer to immediately substitute a second 8 register bank for the one in use. This effectively provides either 16 working registers or the means for quickly saving the contents of the first 8 registers in response to an interrupt. The user has the option of switching register banks when an interrupt occurs. However, if the banks are switched, the original bank will automatically be restored upon execution of a return and restore status (RETR) instruction at the end of the interrupt service routine.

Timer

The 8-bit on-board timer/counter can be loaded or read via the accumulator while the counter is stopped or while counting.

The counter can be started as a timer with an internal clock source or as an event counter or timer with an external clock applied to the TEST 1 pin. The instruction executed determines which clock source is used. A single instruction stops the counter whether it is operating with an internal or an external clock source. In addition, two instructions allow the timer interrupt to be enabled or disabled.

Subroutines

Subroutines are entered by executing a call instruction. Calls can be made to any address in the 1K word program memory. Two separate return instructions determine whether or not status (i.e., the upper 4 bits of the PSW) is restored upon return from a subroutine.

Input/Output Instructions

Two 8-bit data bus buffer registers (DBBIN and DBBOUT) and an 8-bit status register (STS) enable the UPI-41A universal peripheral interface to communicate with the external microcomputer system. Data can be INputted from the DBBIN register to

INSTRUCTION SET

the accumulator. Data can be OUTputted from the accumulator to the DBBOUT register.

The STS register contains four user-definable bits (ST4–ST7) plus four reserved status bits (IBF, OBF, F0, and F1). The user-definable bits are set from the accumulator.

The UPI-41AH, 42 peripheral interface has two 8-bit static I/O ports which can be loaded to and from the accumulator. Outputs are statically latched but inputs to the ports are sampled at the time an IN instruction is executed. In addition, immediate data from program memory can be ANDed and ORed directly to PORTS 1 and 2 with the result remaining on the port. This allows “masks” stored in program memory to be used to set or reset individual bits on the I/O ports. PORTS 1 and 2 are configured to allow input on a given pin by first writing a “1” to the pin.

Four additional 4-bit ports are available through the 8243 I/O expander device. The 8243 interfaces to the UPI-41AH, 42 peripheral interface via four PORT 2 lines which form an expander bus. The 8243 ports have their own AND and OR instructions like the on-board ports, as well as move instructions to transfer data in or out. The expander AND or OR instructions, however, combine the contents of the accumulator with the selected port rather than with immediate data as is done with the on-board ports.

INSTRUCTION SET DESCRIPTION

The following section provides a detailed description of each UPI instruction and illustrates how the instructions are used.

For further information about programming the UPI, consult the *8048/8041A Assembly Language Manual*.

Table 3-1. Symbols and Abbreviations Used

Symbol	Definition
A	Accumulator
C	Carry
DBBIN	Data Bus Buffer Input
DBBOUT	Data Bus Buffer Output
F0, F1	FLAG 0, FLAG 1 (C/D flag)
I	Interrupt
P	Mnemonic for “in-page” operation
PC	Program Counter
Pp	Port designator (p = 1, 2, or 4–7)
PSW	Program Status Word
Rr	Register designator (r = 0–7)
SP	Stack Pointer
STS	Status register
T	Timer
TF	Timer Flag
T0, T1	TEST 0, TEST 1
#	Immediate data prefix
@	Indirect address prefix
(())	Double parentheses show the effect of @, that is, @RO is shown as ((RO)).
()	Contents of

Table 3-2. Instruction Set Summary

Mnemonic	Operation Description	Bytes	Cycles
Accumulator			
ADD A,Rr	Add register to A	1	1
ADD A,@Rr	Add data memory to A	1	1
ADD A,#data	Add immediate to A	2	2
ADDC A,Rr	Add register to A with carry	1	1
ADDC A,@Rr	Add data memory to A with carry	1	1
ADDC A,#data	Add immediate to A with carry	2	2
ANL A,Rr	And register to A	1	1
ANL A,@Rr	And data memory to A	1	1
ANL A,#data	And immediate to A	2	2
ORL A,Rr	Or register to A	1	1
ORL A,@Rr	Or data memory to A	1	1
ORL A,#data	Or immediate to A	2	2
XRL A,Rr	Exclusive Or register to A	1	1
XRL A,@Rr	Exclusive Or data memory to A	1	1
XRL A,#data	Exclusive Or immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal Adjust A	1	1
SWAP A	Swap nibbles of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1

INSTRUCTION SET

Table 3-2. Instruction Set Summary (Con't.)

Mnemonic	Operation Description	Bytes	Cycles
INPUT/OUTPUT			
IN A,Pp	Input port to A	1	2
OUTL Pp,A	Output A to port	1	2
ANL Pp,#data	And immediate to port	2	2
ORL Pp,#data	Or immediate to port	2	2
IN A,DBB	Input DBB to A, clear IBF	1	1
OUT DBB,A	Output A to DBB, Set OBF	1	1
MOV STS,A	A4-A7 to bits 4-7 of status	1	1
MOVD A,Pp	Input Expander port to A	1	2
MOVD Pp,A	Output A to Expander port	1	2
ANLD Pp,A	And A to Expander port	1	2
ORLD Pp,A	Or A to Expander port	1	2
DATA MOVES			
MOV A,Rr	Move register to A	1	1
MOV A,@Rr	Move data memory to A	1	1
MOV A,#data	Move immediate to A	2	2
MOV Rr,A	Move A to register	1	1
MOV @Rr,A	Move A to data memory	1	1
MOV Rr,#data	Move immediate to register	2	2
MOV @Rr,#data	Move immediate to data memory	2	2
MOV A,PSW	Move PSW to A	1	1
MOV PSW,A	Move A to PSW	1	1
XCH A,Rr	Exchange A and registers	1	1
XCH A,@Rr	Exchange A and data memory	1	1
XCHD A,@Rr	Exchange digit of A and register	1	1
MOVP A,@A	Move to A from current page	1	2
MOVP3 A,@A	Move to A from Page 3	1	2
TIMER/COUNTER			
MOV A,T	Read Timer/Counter	1	1
MOV T,A	Load Timer/Counter	1	1
STRT T	Start Timer	1	1
STRT CNT	Start Counter	1	1
STOP TCNT	Stop Timer/Counter	1	1
EN TCNTI	Enable Timer/Counter Interrupt	1	1
DIS TCNTI	Disable Timer/Counter Interrupt	1	1
CONTROL			
EN DMA	Enable DMA Handshake Lines	1	1
EN I	Enable IBF interrupt	1	1
DIS I	Disable IBF interrupt	1	1
EN FLAGS	Enable Master Interrupts	1	1
SEL RB0	Select register bank 0	1	1
SEL RB1	Select register bank 1	1	1
NOP	No Operation	1	1
REGISTERS			
INC Rr	Increment register	1	1
INC @Rr	Increment data memory	1	1
DEC Rr	Decrement register	1	1
SUBROUTINE			
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
RETR	Return and restore status	1	2
FLAGS			
CLR C	Clear Carry	1	1
CPL C	Complement Carry	1	1
CLR F0	Clear Flag 0	1	1
CPL F0	Complement Flag 0	1	1
CLR F1	Clear F1 Flag	1	1
CPL F1	Complement F1 Flag	1	1

INSTRUCTION SET

Table 3-2. Instruction Set Summary (Con't.)

Mnemonic	Operation Description	Bytes	Cycles
BRANCH			
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	1	2
DJNZ Rr,addr	Decrement register and jump on non-zero	2	2
JC addr	Jump on Carry=1	2	2
JNC addr	Jump on Carry=0	2	2
JZ addr	Jump on A Zero	2	2
JNZ addr	Jump on A not Zero	2	2
JT0 addr	Jump on T ₀ =1	2	2
JNT0 addr	Jump on T ₀ =0	2	2
JT1 addr	Jump on T ₁ =1	2	2
JNT1 addr	Jump on T ₁ =0	2	2
JF0 addr	Jump on F ₀ Flag=1	2	2
JF1 addr	Jump on F ₁ Flag=1	2	2
JTF addr	Jump on Timer Flag=1	2	2
JNIBF addr	Jump on IBF Flag=0	2	2
JOBF addr	Jump on OBF Flag=1	2	2
JBb addr	Jump on Accumulator Bit	2	2

ALPHABETIC LISTING

ADD A,Rr Add Register Contents to Accumulator

Opcode: 0 1 1 0 1 r₂ r₁ r₀

The contents of register 'r' are added to the accumulator. Carry is affected.

(A) ← (A) + (Rr)

r=0-7

Example: ADDREG: ADD A,R6

;ADD REG 6 CONTENTS

;TO ACC

ADD A,@Rr Add Data Memory Contents to Accumulator

Opcode: 0 1 1 0 0 0 0 r

The contents of the standard data memory location addressed by register 'r' bits 0-5 are added to the accumulator. Carry is affected.

(A) ← (A) + ((Rr))

r=0-1

Example: ADDM: MOV RO,#47

;MOVE 47 DECIMAL TO REG 0

ADD A,@R0

;ADD VALUE OF LOCATION

;47 TO ACC

ADD A,#data Add Immediate Data to Accumulator

Opcode: 0 0 0 0 0 0 1 1 • d₇ d₆ d₅ d₄ d₃ d₂ d₁ d₀

This is a 2-cycle instruction. The specified data is added to the accumulator. Carry is affected.

(A) ← (A) + data

Example: ADDID: ADD A,#ADDER

;ADD VALUE OF SYMBOL

;ADDER TO ACC

INSTRUCTION SET

ADDC A,Rr Add Carry and Register Contents to Accumulator

Opcode:	0	1	1	1	1	r ₂	r ₁	r ₀	Operation Description	Mnemonic
The content of the carry bit is added to accumulator location 0. The contents of register 'r' are then added to the accumulator. Carry is affected.										
$(A) \leftarrow (A) + (Rr) + (C)$ r=0-7										
Example:	ADDRGC: ADDC A,R4 ;ADD CARRY AND REG 4 ;CONTENTS TO ACC									

ADDC A,@Rr Add Carry and Data Memory Contents to Accumulator

Opcode:	0	1	1	1	0	0	0	r	Operation Description	Mnemonic
The content of the carry bit is added to accumulator location 0. Then the contents of the standard data memory location addressed by register 'r' bits 0-5 are added to the accumulator. Carry is affected.										
$(A) \leftarrow (A) + ((Rr)) + (C)$ r=0-1										
Example:	ADDMC: MOV R1,#40 ADDC A,@R1 ;MOV '40' DEC TO REG 1 ;ADD CARRY AND LOCATION 40 ;CONTENTS TO ACC									

ADDC A,#data Add Carry and Immediate Data to Accumulator

Opcode:	0	0	0	1	0	0	1	1	•	d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀
<p>This is a 2-cycle instruction. The content of the carry bit is added to accumulator location 0. Then the specified data is added to the accumulator. Carry is affected.</p> <p>(A) ← (A) + data + (C)</p> <p>Example: ADDC A,#255 ;ADD CARRY AND '255' DEC ;TO ACC</p>																	

ANL A,Rr Logical AND Accumulator With Register Mask

Opcode:	0	1	0	1	1	r ₂	r ₁	r ₀	Operation Description	Mnemonic
Data in the accumulator is logically ANDed with the mask contained in working register 'r'.										
$(A) \leftarrow (A) \text{ AND } (Rr)$ r=0-7										
Example:	ANDREG: ANL A,R3 ;AND' ACC CONTENTS WITH MASK ;MASK IN REG 3									

ANL A,@Rr Logical AND Accumulator With Memory Mask

Opcode:	0	1	0	1	0	0	0	r	Operation Description	Mnemonic
Data in the accumulator is logically ANDed with the mask contained in the data memory location referenced by register 'r', bits 0-5.										
$(A) \leftarrow (A) \text{ AND } ((Rr))$ r=0-1										
Example:	ANDDM: MOV R0,#0FFH ANL A,@R0 ;MOVE 'FF' HEX TO REG 0 ;AND' ACC CONTENTS WITH ;MASK IN LOCATION 63									

INSTRUCTION SET

ANL A,#data Logical AND Accumulator With Immediate Mask

Opcode: 0 1 0 1 0 0 1 1 • d7 d6 d5 d4 d3 d2 d1 d0

This is a 2-cycle instruction. Data in the accumulator is logically ANDed with an immediately-specified mask.

(A) ← (A) AND data

Example: ANDID: ANL A,#0AFH ;'AND' ACC CONTENTS

ANL A.#3+X/Y : 'AND' ACC CONTENTS

;WITH VALUE OF EXP

 $3 + X/Y$ **ANL Pp,#data** Logical AND Port 1-2 With Immediate Mask

Opcode: 1 0 0 1 1 0 p₁ p₀ • d₇ d₆ d₅ d₄ d₃ d₂ d₁ d₀

This is a 2-cycle instruction. Data on port 'p' is logically ANDed with an immediately-specified mask.

$(P_p) \leftarrow (P_p) \text{ AND data}$

$p = 1$

Note: Bits 0-1 of the opcode are used to represent PORT 1 and PORT 2. If you are coding in binary rather than assembly language, the mapping is as follows:

Bits	p1	p0	Port
0	0	0	X
0	1	1	1
1	0	0	2
1	1	1	X

Example: ANDP2: ANL P2,#0F0H ;'AND' PORT 2 CONTENTS

```
;WITH MASK 'F0' HEX
```

;(CLEAR P20-23)

ANLD Pp,A Logical AND Port 4-7 With Accumulator Mask

Opcode:

1	0	0	1
---	---	---	---

1	1	p ₁	p ₀
---	---	----------------	----------------

This is a 2-cycle instruction. Data on port 'p' on the 8243 expander is logically ANDed with the digit mask contained in accumulator bits 0–3.

(Pp) ← (Pp) AND (A0-3) p=4-7

Note: The mapping of Port 'p' to opcode bits p_1, p_0 is as follows:

<u>p1</u>	<u>p0</u>	<u>Port</u>
0	0	4
0	1	5
1	0	6
1	1	7

Example: ANDP4: ANLD P4,A ;'AND' PORT 4 CONTENTS

;WITH ACC BITS 0-3

INSTRUCTION SET

CALL address Subroutine Call

Opcode:

0	a ₉	a ₈	1	0	b ₇	b ₆	b ₅	b ₄	0	0	0	0	0	0	0	0
---	----------------	----------------	---	---	----------------	----------------	----------------	----------------	---	---	---	---	---	---	---	---

a ₇	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

This is a 2-cycle instruction. The program counter and PSW bits 4-7 are saved in the stack. The stack pointer (PSW bits 0-2) is updated. Program control is then passed to the location specified by 'address'.

Execution continues at the instruction following the CALL upon return from the subroutine.

((SP)) ← (PC), (PSW₄₋₇)

(SP) ← (SP) + 1

(PC₈₋₉) ← (addr₈₋₉)

(PC₀₋₇) ← (addr₀₋₇)

Example: Add three groups of two numbers. Put subtotals in locations 50, 51 and total in location 52.

MOV R0, #50

;MOVE '50' DEC TO ADDRESS

;REG 0

BEGADD: MOV A,R1

;MOVE CONTENTS OF REG 1

;TO ACC

ADD A,R2

;ADD REG 2 TO ACC

CALL SUBTOT

;CALL SUBROUTINE 'SUBTOT'

ADD A,R3

;ADD REG 3 TO ACC

ADD A,R4

;ADD REG 4 TO ACC

CALL SUBTOT

;CALL SUBROUTINE 'SUBTOT'

ADD A,R5

;ADD REG 5 TO ACC

ADD A,R6

;ADD REG 6 TO ACC

CALL SUBTOT

;CALL SUBROUTINE 'SUBTOT'

SUBTOT: MOV @R0,A

;MOVE CONTENTS OF ACC TO

LOCATION ADDRESSED BY

;REG 0

INC R0

;INCREMENT REG 0

RET

;RETURN TO MAIN PROGRAM

CLR A Clear Accumulator

Opcode:

0	0	1	0	0	1	1	1
---	---	---	---	---	---	---	---

The contents of the accumulator are cleared to zero.

(A) ← 00H

CLR C Clear Carry Bit

Opcode:

1	0	0	1	0	1	1	1
---	---	---	---	---	---	---	---

During normal program execution, the carry bit can be set to one by the ADD, ADDC, RLC, CPLC, RRC, and DAA instructions. This instruction resets the carry bit to zero.

(C) ← 0

CLR F1 Clear Flag 1

Opcode:

1	0	1	0	0	1	0	1
---	---	---	---	---	---	---	---

The F₁ flag is cleared to zero.

(F₁) ← 0

INSTRUCTION SET

CLR F0 Clear Flag 0

Opcode:

1 0 0 0 0 1 0 1

0 1 0 1 1 1 1 1

Opcode:

Flag 0 is cleared to zero.
(F0) ← 0

CPL A Complement Accumulator

Opcode:

0 0 1 1 0 1 1 1

Example:

The contents of the accumulator are complemented. This is strictly a one's complement. Each one is changed to zero and vice-versa.

(A) ← NOT (A)

Example: Assume accumulator contains 01101010.

CPLA: CPL A

;ACC CONTENTS ARE COMPLEMENTED TO 10010101

CPL C Complement Carry Bit

Opcode:

1 0 1 0 0 1 1 1

0 0 0 0 1 1 1 1

Opcode:

The setting of the carry bit is complemented; one is changed to zero, and zero is changed to one.

(C) ← NOT (C)

Example: Set C to one; current setting is unknown.

CT01: CLR C

CPL C

;C IS CLEARED TO ZERO
;C IS SET TO ONE

CPL F0 Complement Flag 0

Opcode:

1 0 0 1 0 1 0 1

Location 88

The setting of Flag 0 is complemented; one is changed to zero, and zero is changed to one.

F0 ← NOT (F0)

CPL F1 Complement Flag 1

Opcode:

1 0 1 1 0 1 0 1

1 1 0 0 1 1 1 1

Opcode:

The setting of the F1 Flag is complemented; one is changed to zero, and zero is changed to one.

(F1) ← NOT (F1)

Note: The IBF flag is set and cleared independent of the IBF interrupt request and handshake protocol can continue normally.

INSTRUCTION SET

DA A Decimal Adjust Accumulator

Opcode:

0	1	0	1	0	1	1	1
---	---	---	---	---	---	---	---

The 8-bit accumulator value is adjusted to form two 4-bit Binary Coded Decimal (BCD) digits following the binary addition of BCD numbers. The carry bit C is affected. If the contents of bits 0–3 are greater than nine, or if AC is one, the accumulator is incremented by six.

The four high-order bits are then checked. If bits 4–7 exceed nine, or if C is one, these bits are increased by six. If an overflow occurs, C is set to one; otherwise, it is cleared to zero.

Example: Assume accumulator contains 9AH.

DA A	;ACC ADJUSTED TO 01H with C set
C AC ACC	
0 0 9AH	INITIAL CONTENTS
0 0 06H	ADD SIX TO LOW DIGIT
0 0 A1H	
0 0 60H	ADD SIX TO HIGH DIGIT
1 0 01H	RESULT

DEC A Decrement Accumulator

Opcode:

0	0	0	0	0	1	1	1
---	---	---	---	---	---	---	---

The contents of the accumulator are decremented by one.
 $(A) \leftarrow (A) - 1$

Example: Decrement contents of data memory location 63.

MOV R0, #3FH	;MOVE '3F' HEX TO REG 0
MOV A, @R0	;MOVE CONTENTS OF LOCATION 63
	;TO ACC
DEC A	;DECREMENT ACC
MOV @R0, A	;MOVE CONTENTS OF ACC TO
	;LOCATION 63

DEC Rr Decrement Register

Opcode:

1	1	0	0	1	r ₂	r ₁	r ₀
---	---	---	---	---	----------------	----------------	----------------

The contents of working register 'r' are decremented by one.

$(Rr) \leftarrow (Rr) - 1$ $r=0-7$

Example: DEC R1; DECREMENT ADDRESS REG 1

DIS I Disable IBF Interrupt

Opcode:

0	0	0	1	0	1	0	1
---	---	---	---	---	---	---	---

The input Buffer Full interrupt is disabled. The interrupt sequence is not initiated by \overline{WR} and \overline{CS} , however, an IBF interrupt request is latched and remains pending until an EN I (enable IBF interrupt) instruction is executed.

Note: The IBF flag is set and cleared independent of the IBF interrupt request so that handshaking protocol can continue normally.

INSTRUCTION SET

DIS TCNTI Disable Timer/Counter Interrupt

Opcode: 0 0 1 1 0 1 0 1

The timer/counter interrupt is disabled. Any pending timer interrupt request is cleared. The interrupt sequence is not initiated by an overflow, but the timer flag is set and time accumulation continues.

DJNZ Rr, address Decrement Register and Test

Opcode: 1 1 1 0 1 r₂ r₁ r₀ • a₇ a₆ a₅ a₄ a₃ a₂ a₁ a₀

This is a 2-cycle instruction. Register 'r' is decremented and tested for zero. If the register contains all zeros, program control falls through to the next instruction. If the register contents are not zero, control jumps to the specified address within the current page.

(Rr) ← (Rr) - 1

If R ≠ 0, then;

(PC₀₋₇) ← addr

Note: A 10-bit address specification does not cause an error if the DJNZ instruction and the jump target are on the same page. If the DJNZ instruction begins in location 255 of a page, it will jump to a target address on the following page. Otherwise, it is limited to a jump within the current page.

Example: Increment values in data memory locations 50-54.

```

MOV R0,#50          ;MOVE '50' DEC TO ADDRESS
                    ;REG 0
MOV R3,#05          ;MOVE '5' DEC TO COUNTER
                    ;REG 3
INCR: INC @R0       ;INCREMENT CONTENTS OF
                    ;LOCATION ADDRESSED BY
                    ;REG 0
INC R0              ;INCREMENT ADDRESS IN REG 0
DJNZ R3,INCR        ;DECREMENT REG 3—JUMP TO
                    ;'INCR' IF REG 3 NONZERO
NEXT—              ;'NEXT' ROUTINE EXECUTED
                    ;IF R3 IS ZERO

```

EN DMA Enable DMA Handshake Lines

Opcode: 1 1 1 0 0 1 0 1

DMA handshaking is enabled using P₂₆ as DMA request (DRQ) and P₂₇ as DMA acknowledge (DACK). The DACK line forces \overline{CS} and A₀ low internally and clears DRQ.

EN FLAGS Enable Master Interrupts

Opcode: 1 1 1 1 0 1 0 1

The Output Buffer Full (OBF) and the Input Buffer Full (IBF) flags (IBF is inverted) are routed to P₂₄ and P₂₅. For proper operation, a "1" should be written to P₂₅ and P₂₄ before the EN FLAGS instruction. A "0" written to P₂₄ or P₂₅ disables the pin.

INSTRUCTION SET

EN I Enable IBF Interrupt

Opcode:

0	0	0	0	0	1	0	1
---	---	---	---	---	---	---	---

The Input Buffer Full interrupt is enabled. A low signal on **WR** and **CS** initiates the interrupt sequence.

EN TCNTI Enable Timer/Counter Interrupt

Opcode:

0	0	1	0	0	1	0	1
---	---	---	---	---	---	---	---

The timer/counter interrupt is enabled. An overflow of this register initiates the interrupt sequence.

IN A,DBB Input Data Bus Buffer Contents to Accumulator

Opcode:

0	0	1	0	0	0	1	0
---	---	---	---	---	---	---	---

Data in the DBBIN register is transferred to the accumulator and the Input Buffer Full (IBF) flag is set to zero.

(A) ← (DBB)

(IBF) ← 0

Example: INDBB: IN A,DBB

;INPUT DBBIN CONTENTS TO
;ACCUMULATOR

IN A,Pp Input Port 1-2 Data to Accumulator

Opcode:

0	0	0	0	1	0	p1	p0
---	---	---	---	---	---	----	----

This is a 2-cycle instruction. Data present on port 'p' is transferred (read) to the accumulator.

(A) ← (Pp)

p = 1-2 (see ANL instruction)

Example: INP12: IN A,P1

;INPUT PORT 1 CONTENTS

;TO ACC

MOV R6,A

;MOVE ACC CONTENTS TO

;REG 6

IN A,P2

;INPUT PORT 2 CONTENTS

;TO ACC

MOV R7,A

;MOVE ACC CONTENTS TO REG 7

INC A Increment Accumulator

Opcode:

0	0	0	1	0	1	1	1
---	---	---	---	---	---	---	---

The contents of the accumulator are incremented by one.

(A) ← (A) + 1

Example: Increment contents of location 10 in data memory.

INCA: MOV R0,#10

;MOV '10' DEC TO ADDRESS

;REG 0

MOV A,@R0

;MOVE CONTENTS OF LOCATION

;10 TO ACC

INC A

;INCREMENT ACC

MOV @R0,A

;MOVE ACC CONTENTS TO

;LOCATION 10

INSTRUCTION SET

INC Rr Increment Register

Opcode:

0	0	0	1	1	r ₂	r ₁	r ₀
---	---	---	---	---	----------------	----------------	----------------

 •

a ₇	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

The contents of working register 'r' are incremented by one.

$(Rr) \leftarrow (Rr) + 1$ $r=0-7$

Example: INC R0: INC R0 ;INCREMENT ADDRESS REG 0

INC @Rr Increment Data Memory Location

Opcode:

0	0	0	1	0	0	0	r
---	---	---	---	---	---	---	---

The contents of the resident data memory location addressed by register 'r' bits 0-5 are incremented by one.

$((Rr)) \leftarrow ((Rr)) + 1$ $r=0-1$

Example: INCDM: MOV R1,#OFFH ;MOVE ONES TO REG 1
INC @R1 ;INCREMENT LOCATION 63

JBb address Jump If Accumulator Bit Is Set

Opcode:

b ₂	b ₁	b ₀	1	0	0	1	0
----------------	----------------	----------------	---	---	---	---	---

 •

a ₇	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

This is a 2-cycle instruction. Control passes to the specified address if accumulator bit 'b' is set to one.

$(PC_{0-7}) \leftarrow \text{addr}$ if b=1

$(PC) \leftarrow (PC) + 2$ if b=0

Example: JB4IS1: JB4 NEXT ;JUMP TO 'NEXT' ROUTINE
;IF ACC BIT 4=1

JC address Jump If Carry Is Set

Opcode:

1	1	1	1	0	1	1	0
---	---	---	---	---	---	---	---

 •

a ₇	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

This is a 2-cycle instruction. Control passes to the specified address if the carry bit is set to one.

$(PC_{0-7}) \leftarrow \text{addr}$ if C=1

$(PC) \leftarrow (PC) + 2$ if C=0

Example: JC1: JC OVERFLOW ;JUMP TO 'OVFLOW' ROUTINE
;IF C=1

JF0 address Jump If Flag 0 Is Set

Opcode:

1	0	1	1	0	1	1	0
---	---	---	---	---	---	---	---

 •

a ₇	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

This is a 2-cycle instruction. Control passes to the specified address if flag 0 is set to one.

$(PC_{0-7}) \leftarrow \text{addr}$ if F₀=1

$(PC) \leftarrow (PC) + 2$ if F₀=0

Example: JFOIS1: JFO TOTAL ;JUMP TO 'TOTAL' ROUTINE
;IF F₀=1

INSTRUCTION SET

JF1 address Jump If C/D Flag (F1) Is Set

Opcode:

0	1	1	1	0	1	1	0
---	---	---	---	---	---	---	---

 •

a7	a6	a5	a4	a3	a2	a1	a0
----	----	----	----	----	----	----	----

This is a 2-cycle instruction. Control passes to the specified address if the C/D flag (F1) is set to one.

(PC0-7) ← addr if F1=1
Example: JF 1IS1: JF1 FILBUF ;JUMP TO 'FILBUF'
;ROUTINE IF F1=1

JMP address Direct Jump Within 1K Block

Opcode:

a10	a9	a8	0	0	1	0	0
-----	----	----	---	---	---	---	---

 •

a7	a6	a5	a4	a3	a2	a1	a0
----	----	----	----	----	----	----	----

This is a 2-cycle instruction. Bits 0-9 of the program counter are replaced with the directly-specified address.

(PC8-9) ← addr 8-9

(PC0-7) ← addr 0-7

Example: JMP SUBTOT ;JUMP TO SUBROUTINE 'SUBTOT'
JMP \$-6 ;JUMP TO INSTRUCTION SIX LOCATIONS
;BEFORE CURRENT LOCATION
JMP 2FH ;JUMP TO ADDRESS '2F' HEX

JMPP @A Indirect Jump Within Page

Opcode:

1	0	1	1	0	0	1	1
---	---	---	---	---	---	---	---

This is a 2-cycle instruction. The contents of the program memory location pointed to by the accumulator are substituted for the 'page' portion of the program counter (PC 0-7).

(PC0-7) ← ((A))

Example: Assume accumulator contains 0FH
JMPPAG: JMPP @A ;JMP TO ADDRESS STORED IN
;LOCATION 15 IN CURRENT PAGE

JNC address Jump If Carry Is Not Set

Opcode:

1	1	1	0	0	1	1	0
---	---	---	---	---	---	---	---

 •

a7	a6	a5	a4	a3	a2	a1	a0
----	----	----	----	----	----	----	----

This is a 2-cycle instruction. Control passes to the specified address if the carry bit is not set, that is, equals zero.

(PC0-7) ← addr if C=0

Example: JCO: JNC NOVFO ;JUMP TO 'NOVFO' ROUTINE
;IF C=0

JNIBF address Jump If Input Buffer Full Flag Is Low

Opcode:

1	1	0	1	0	1	1	0
---	---	---	---	---	---	---	---

 •

a7	a6	a5	a4	a3	a2	a1	a0
----	----	----	----	----	----	----	----

This is a 2-cycle instruction. Control passes to the specified address if the Input Buffer Full flag is low (IBF=0).

(PC0-7) ← addr

if IBF=0

Example: LOC 3: JNIBF LOC 3 ;JUMP TO SELF IF IBF=0
;OTHERWISE CONTINUE

INSTRUCTION SET

JNTO address Jump If TEST 0 Is Low

Opcode:

0	0	1	0	0	1	1	0
---	---	---	---	---	---	---	---

 •

a7	a6	a5	a4	a3	a2	a1	a0
----	----	----	----	----	----	----	----

This is a 2-cycle instruction. Control passes to the specified address, if the TEST 0 signal is low. Pin is sampled during SYNC.

Example: JTOLOW: JNTO 60
;JUMP TO LOCATION 60 DEC
;IF T₀=0

JNT1 address Jump If TEST 1 Is Low

Opcode:

0	1	0	0	0	1	1	0
---	---	---	---	---	---	---	---

 •

a7	a6	a5	a4	a3	a2	a1	a0
----	----	----	----	----	----	----	----

This is a 2-cycle instruction. Control passes to the specified address if the TEST 1 signal is low. Pin is sampled during SYNC.

Example: JT1LOW: JNT1 OBBH
;JUMP TO LOCATION 'BB' HEX
;IF T₁=0

JNZ address Jump If Accumulator Is Not Zero

Opcode:

1	0	0	1	0	1	1	0
---	---	---	---	---	---	---	---

 •

a7	a6	a5	a4	a3	a2	a1	a0
----	----	----	----	----	----	----	----

This is a 2-cycle instruction. Control passes to the specified address if the accumulator contents are nonzero at the time this instruction is executed.

Example: JACCNO: JNZ OABH
;JUMP TO LOCATION 'AB' HEX
;IF ACC VALUE IS NONZERO

JOBF Address Jump If Output Buffer Full Flag Is Set

Opcode:

1	0	0	0	0	1	1	0
---	---	---	---	---	---	---	---

 •

a7	a6	a5	a4	a3	a2	a1	a0
----	----	----	----	----	----	----	----

This is a 2-cycle instruction. Control passes to the specified address if the Output Buffer Full (OBF) flag is set (= 1) at the time this instruction is executed.

Example: JOBFHI: JOBF OAAH
;JUMP TO LOCATION 'AA' HEX
;IF OBF=1

JTF address Jump If Timer Flag Is Set

Opcode:

0	0	0	1	0	1	1	0
---	---	---	---	---	---	---	---

 •

a7	a6	a5	a4	a3	a2	a1	a0
----	----	----	----	----	----	----	----

This is a 2-cycle instruction. Control passes to the specified address if the timer flag is set to one, that is, the timer/counter register overflows to zero. The timer flag is cleared upon execution of this instruction. (This overflow initiates an interrupt service sequence if the timer-overflow interrupt is enabled.)

Example: JTF1: JTF TIMER
;JUMP TO 'TIMER' ROUTINE
;IF TF=1

INSTRUCTION SET

JT0 address Jump If TEST 0 Is High

Opcode:

0	0	1	1	0	0	1	1	0	0
---	---	---	---	---	---	---	---	---	---

 •

a ₇	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

0	0	1	0
---	---	---	---

This is a 2-cycle instruction. Control passes to the specified address if the TEST 0 signal is high (= 1). Pin is sampled during SYNC.

Example: JT0HI: JT0 53
 ;JUMP TO LOCATION 53 DEC
 ;IF T₀=1

JT1 address Jump If TEST 1 Is High

Opcode:

0	1	0	1	0	0	1	1	0	0
---	---	---	---	---	---	---	---	---	---

 •

a ₇	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

0	0	1	0
---	---	---	---

This is a 2-cycle instruction. Control passes to the specified address if the TEST 1 signal is high (= 1). Pin is sampled during SYNC.

Example: JT1HI: JT1 COUNT
 ;JUMP TO 'COUNT' ROUTINE
 ;IF T₁=1

JZ address Jump If Accumulator Is Zero

Opcode:

1	1	0	0	0	0	1	1	0	0
---	---	---	---	---	---	---	---	---	---

 •

a ₇	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

1	0	0	1
---	---	---	---

This is a 2-cycle instruction. Control passes to the specified address if the accumulator contains all zeros at the time this instruction is executed.

Example: JACCO: JZ OA3H
 ;JUMP TO LOCATION 'A3' HEX
 ;IF ACC VALUE IS ZERO

MOV A,#data Move Immediate Data to Accumulator

Opcode:

0	0	1	0	0	0	1	1	1	1
---	---	---	---	---	---	---	---	---	---

 •

d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

1	0	0	0
---	---	---	---

This is a 2-cycle instruction. The 8-bit value specified by 'data' is loaded in the accumulator.
 (A) ← data

Example: MOV A,#OA3H
 ;MOV 'A3' HEX TO ACC

MOV A,PSW Move PSW Contents to Accumulator

Opcode:

1	1	0	0	0	1	1	1
---	---	---	---	---	---	---	---

The contents of the program status word are moved to the accumulator.
 (A) ← (PSW)

Example: Jump to 'RB1SET' routine if bank switch, PSW bit 4, is set.
 BSCHK: MOV A,PSW ;MOV PSW CONTENTS TO ACC
 JB4 RB1 SET ;JUMP TO 'RB1SET' IF ACC
 ;BIT 4=1

INSTRUCTION SET

MOV A, Rr Move Register Contents to Accumulator

Opcode:

1	1	1	1	1	r ₂	r ₁	r ₀
---	---	---	---	---	----------------	----------------	----------------

Eight bits of data are moved from working register 'r' into the accumulator.

(A) ← (Rr)

r=0-7

Example: MAR: MOV A,R3

;MOVE CONTENTS OF REG 3

;TO ACC

MOV A,@Rr Move Data Memory Contents to Accumulator

Opcode:

1	1	1	1	0	0	0	r
---	---	---	---	---	---	---	---

The contents of the data memory location addressed by bits 0-5 of register 'r' are moved to the accumulator. Register 'r' contents are unaffected.

(A) ← ((Rr))

r=0-7

Example: Assume R1 contains 00110110.

MADM: MOV A,@R1

;MOVE CONTENTS OF DATA MEM

;LOCATION 54 TO ACC

MOV A,T Move Timer/Counter Contents to Accumulator

Opcode:

0	1	0	0	0	0	1	0
---	---	---	---	---	---	---	---

The contents of the timer/event-counter register are moved to the accumulator. The timer/event-counter is not stopped.

(A) ← (T)

Example: Jump to "EXIT" routine when timer reaches '64', that is, when bit 6 is set—assuming initialization to zero.

TIMCHK: MOV A,T

;MOVE TIMER CONTENTS TO

;ACC

JB6 EXIT

;JUMP TO 'EXIT' IF ACC BIT

;6=1

MOV PSW,A Move Accumulator Contents to PSW

Opcode:

1	1	0	1	0	1	1	1
---	---	---	---	---	---	---	---

The contents of the accumulator are moved into the program status word. All condition bits and the stack pointer are affected by this move.

(PSW) ← (A)

Example: Move up stack pointer by two memory locations, that is, increment the pointer by one.

INC PTR: MOV A,PSW

;MOVE PSW CONTENTS TO ACC

INC A

;INCREMENT ACC BY ONE

MOV PSW,A

;MOVE ACC CONTENTS TO PSW

INSTRUCTION SET

MOV Rr,A Move Accumulator Contents to Register

Opcode:

1	0	1	0	1	r ₂	r ₁	r ₀
---	---	---	---	---	----------------	----------------	----------------

The contents of the accumulator are moved to register 'r'.

(Rr) ← (A)

r=0-7

Example: MRA MOV R0,A

;MOVE CONTENTS OF ACC TO

;REG 0

MOV Rr,#data Move Immediate Data to Register

Opcode:

1	0	1	1	1	r ₂	r ₁	r ₀
---	---	---	---	---	----------------	----------------	----------------

 •

d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

This is a 2-cycle instruction. The 8-bit value specified by 'data' is moved to register 'r'.

(Rr) ← data

r=0-7

Example: MIR4: MOV R4,#HEXTEN

;THE VALUE OF THE SYMBOL

;HEXTEN' IS MOVED INTO

;REG 4

MIR5: MOV R5;#PI*(R*R)

;THE VALUE OF THE

;EXPRESSION 'PI*(R*R)'

;IS MOVED INTO REG 5

MIR6: MOV R6,#OADH

;AD' HEX IS MOVED INTO

;REG 6

MOV @Rr,A Move Accumulator Contents to Data Memory

Opcode:

1	0	1	0	0	0	0	r
---	---	---	---	---	---	---	---

The contents of the accumulator are moved to the data memory location whose address is specified by bits 0-5 of register 'r'. Register 'r' contents are unaffected.

((Rr)) ← (A)

r=0-1

Example: Assume R0 contains 11000111.

MDMA: MOV @R,A

;MOVE CONTENTS OF ACC TO

;LOCATION 7 (REG)

MOV @Rr,#data Move Immediate Data to Data Memory

Opcode:

1	0	1	1	0	0	0	r
---	---	---	---	---	---	---	---

 •

d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

This is a 2-cycle instruction. The 8-bit value specified by 'data' is moved to the standard data memory location addressed by register 'r', bit 0-5.

((Rr)) ← data

r=0-1

Example: Move the hexadecimal value AC3F to locations 62-63.

MIDM: MOV R0,#62

;MOVE '62' DEC TO ADDR REG0

MOV @R0,#OACH

;MOVE 'AC' HEX TO LOCATION 62

INC R0

;INCREMENT REG 0 TO '63'

MOV @R0,#3FH

;MOVE '3F' HEX TO LOCATION 63

INSTRUCTION SET

MOV STS,A Move Accumulator Contents to STS Register

Opcode:

1	0	0	1	0	0	0	0
---	---	---	---	---	---	---	---

The contents of the accumulator are moved into the status register. Only bits 4-7 are affected.

(STS4-7) ← (A4-7)

Example: Set ST4-ST7 to "1".

```
MSTS: MOV A,#0F0H      ;SET ACC
      MOV STS,A         ;MOVE TO STS
```

MOV T,A Move Accumulator Contents to Timer/Counter

Opcode:

0	1	1	0	0	0	1	0
---	---	---	---	---	---	---	---

The contents of the accumulator are moved to the timer/event-counter register.
(T) ← (A)

Example: Initialize and start event counter.

```
INITEC: CLR A           ;CLEAR ACC TO ZEROS
      MOV T,A           ;MOVE ZEROS TO EVENT COUNTER
      STRT CNT          ;START COUNTER
```

MOVD A,Pp Move Port 4-7 Data to Accumulator

Opcode:

0	0	0	0	1	1	p1	p0
---	---	---	---	---	---	----	----

This is a 2-cycle instruction. Data on 8243 port 'p' is moved (read) to accumulator bits 4-7. Accumulator bits 4-7 are zeroed.

(A0-3) ← Pp
(A4-7) ← 0

Note: Bits 0-1 of the opcode are used to represent PORTS 4-7. If you are coding in binary rather than assembly language, the mapping is as follows:

Bits	p1	p0	Port
	0	0	4
	0	1	5
	1	0	6
	1	1	7

Example: INPPT5: MOVD A,P5 ;MOVE PORT 5 DATA TO ACC
;BITS 0-3, ZERO ACC BITS 4-7

MOVD Pp,A Move Accumulator Data to Port 4, 5, 6 and 7

Opcode:

0	0	1	1	1	1	p1	p0
---	---	---	---	---	---	----	----

This is a 2-cycle instruction. Data in accumulator bits 0-3 is moved (written) to 8243 port 'p'. Accumulator bits 4-7 are unaffected. (See NOTE above regarding port mapping.)

(Pp) ← (A0-3)

Example: Move data in accumulator to ports 4 and 5.

```
OUTP45: MOVD P4,A      ;MOVE ACC BITS 0-3 TO PORT 4
      SWAP A           ;EXCHANGE ACC BITS 0-3 AND 4-7
      MOVD P5,A        ;MOVE ACC BITS 0-3 TO PORT 5
```

INSTRUCTION SET

MOVP A,@A Move Current Page Data to Accumulator

Opcode:

1	0	1	0	0	0	1	1
---	---	---	---	---	---	---	---

This is a 2-cycle instruction. The contents of the program memory location addressed by the accumulator are moved to the accumulator. Only bits 0-7 of the program counter are affected, limiting the program memory reference to the current page. The program counter is restored following this operation.

(A) ← ((A))

Note: This is a 1-byte, 2-cycle instruction. If it appears in location 255 of a program memory page, @A addresses a location in the following page.

Example: MOV 128: MOV A,#128 ;MOVE '128' DEC TO ACC
MOVP A,@A ;CONTENTS OF 129TH LOCATION
;IN CURRENT PAGE ARE MOVED TO
;ACC

MOVP3 A,@A Move Page 3 Data to Accumulator

Opcode:

1	1	1	0	0	0	1	1
---	---	---	---	---	---	---	---

This is a 2-cycle instruction. The contents of the program memory location within page 3, addressed by the accumulator, are moved to the accumulator. The program counter is restored following this operation.

(A) ← ((A)) within page 3

Example: Look up ASCII equivalent of hexadecimal code in table contained at the beginning of page 3. Note that ASCII characters are designated by a 7-bit code; the eighth bit is always reset.

TABSCH: MOV A,#0B8H ;MOVE 'B8' HEX TO ACC (10111000)
ANL A,#7FH ;LOGICAL AND ACC TO MASK BIT
;7 (00111000)
MOVP3 A,@A ;MOVE CONTENTS OF LOCATION
;'38' HEX IN PAGE 3 TO ACC
;(ASCII '8')

Access contents of location in page 3 labelled TAB1. Assume current program location is not in page 3.

TABSCH: MOV A,#TAB1 ;ISOLATE BITS 0-7
;OF LABEL
;ADDRESS VALUE
MOVP3 A,@A ;MOVE CONTENT OF PAGE 3
;LOCATION LABELED 'TAB1'
;TO ACC

NOP The NOP Instruction

Opcode:

0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---

No operation is performed. Execution continues with the following instruction.

ORL A,Rr Logical OR Accumulator With Register Mask

Opcode:

0	1	0	0	1	r ₂	r ₁	r ₀
---	---	---	---	---	----------------	----------------	----------------

Data in the accumulator is logically ORed with the mask contained in working register 'r'.

(A) ← (A) OR (Rr)

r=0-7

Example: ORREG: ORL A,R4 ;'OR' ACC CONTENTS WITH
;MASK IN REG 4

INSTRUCTION SET

ORL A,@Rr Logical OR Accumulator With Memory Mask

Opcode:

0	1	0	0	0	0	0	r
---	---	---	---	---	---	---	---

Data in the accumulator is logically ORed with the mask contained in the data memory location referenced by register 'r', bits 0-5.

$(A) \leftarrow (A) \text{ OR } ((Rr))$

r=0-1

Example: ORDM: MOVE R0,#3FH
 ORL A,@R0

;MOVE '3F' HEX TO REG 0
;OR' ACC CONTENTS WITH MASK
;IN LOCATION 63

ORL A,#data Logical OR Accumulator With Immediate Mask

Opcode:

0	1	0	0	0	0	1	1
---	---	---	---	---	---	---	---

 •

d7	d6	d5	d4	d3	d2	d1	d0
----	----	----	----	----	----	----	----

This is a 2-cycle instruction. Data in the accumulator is logically ORed with an immediately-specified mask.
 $(A) \leftarrow (A) \text{ OR data}$

Example: ORID: ORL A,#'X'

;OR' ACC CONTENTS WITH MASK
;01011000 (ASCII VALUE OF 'X')

ORL Pp,#data Logical OR Port 1-2 With Immediate Mask

Opcode:

1	0	0	0	1	0	p1	p0
---	---	---	---	---	---	----	----

 •

d7	d6	d5	d4	d3	d2	d1	d0
----	----	----	----	----	----	----	----

This is a 2-cycle instruction. Data on port 'p' is logically ORed with an immediately-specified mask.

$(Pp) \leftarrow (Pp) \text{ OR data}$

p=1-2 (see OUTL instruction)

Example: ORP1: ORL P1,#OFFH

;OR' PORT 1 CONTENTS WITH
;MASK 'FF' HEX (SET PORT 1
;TO ALL ONES)

ORLD Pp,A Logical OR Port 4-7 With Accumulator Mask

Opcode:

1	0	0	0	1	1	p1	p0
---	---	---	---	---	---	----	----

This is a 2-cycle instruction. Data on 8243 port 'p' is logically ORed with the digit mask contained in accumulator bits 0-3.

$(Pp) (Pp) \text{ OR } (A_{0-3})$

p=4-7 (See MOVD instruction)

Example: ORP7: ORLD P7,A

;OR' PORT 7 CONTENTS
;WITH ACC BITS 0-3

OUT DBB,A Output Accumulator Contents to Data Bus Buffer

Opcode:

0	0	0	0	0	0	1	0
---	---	---	---	---	---	---	---

Contents of the accumulator are transferred to the Data Bus Buffer Output register and the Output Buffer Full (OBF) flag is set to one.

$(DBB) \leftarrow (A)$

OBF $\leftarrow 1$

Example: OUTDBB: OUT DBB,A

;OUTPUT THE CONTENTS OF
;THE ACC TO DBBOUT

INSTRUCTION SET

OUTL Pp,A Output Accumulator Data to Port 1 and 2

Opcode:

0	0	1	1	1	0	p ₁	p ₀
---	---	---	---	---	---	----------------	----------------

1	0	0	0	0	1	0	0
---	---	---	---	---	---	---	---

This is a 2-cycle instruction. Data residing in the accumulator is transferred (written) to port 'p' and latched.
 $(Pp) \leftarrow (A)$ $P = 1-2$

Note: Bits 0-1 of the opcode are used to represent PORT 1 and PORT 2. If you are coding in binary rather than assembly language, the mapping is as follows:

Bits	p ₁	p ₀	Port
0 0	0	0	X
0 1	0	1	1
1 0	1	0	2
1 1	1	1	X

Example: OUTLP: MOV A,R7 ;MOVE REG 7 CONTENTS TO ACC
 OUTL P2,A ;OUTPUT ACC CONTENTS TO PORT2
 MOV A,R6 ;MOVE REG 6 CONTENTS TO ACC
 OUTL P1,A ;OUTPUT ACC CONTENTS TO PORT 1

RET Return Without PSW Restore

Opcode:

1	0	0	0	0	0	1	1
---	---	---	---	---	---	---	---

This is a 2-cycle instruction. The stack pointer (PSW bits 0-2) is decremented. The program counter is then restored from the stack. PSW bits 4-7 are not restored.

$(SP) \leftarrow (SP) - 1$
 $(PC) \leftarrow ((SP))$

RETR Return With PSW Restore

Opcode:

1	0	0	1	0	0	1	1
---	---	---	---	---	---	---	---

This is a 2-cycle instruction. The stack pointer is decremented. The program counter and bits 4-7 of the PSW are then restored from the stack. Note that RETR should be used to return from an interrupt, but should not be used within the interrupt service routine as it signals the end of an interrupt routine.

$(SP) \leftarrow (SP) - 1$
 $(PC) \leftarrow ((SP))$
 $(PSW_{4-7}) \leftarrow ((SP))$

RL A Rotate Left Without Carry

Opcode:

1	1	1	0	0	1	1	1
---	---	---	---	---	---	---	---

The contents of the accumulator are rotated left one bit. Bit 7 is rotated into the bit 0 position.

$(A_{n+1}) \leftarrow (A_n)$ $n=0-6$
 $(A_0) \leftarrow (A_7)$

Example: Assume accumulator contains 10110001.
 RLNC: RL A ;NEW ACC CONTENTS ARE 01100011

INSTRUCTION SET

RLC A Rotate Left Through Carry

Opcode:

1	1	1	1	0	1	1	1
---	---	---	---	---	---	---	---

The contents of the accumulator are rotated left one bit. Bit 7 replaces the carry bit; the carry bit is rotated into the bit 0 position.

$(A_{n+1}) \leftarrow (A_n)$ $n=0-6$

$(A_0) \leftarrow (C)$

$(C) \leftarrow (A_7)$

Example: Assume accumulator contains a 'signed' number; isolate sign without changing value.

RLTC: CLR C

RLC A

RR A

;CLEAR CARRY TO ZERO

;ROTATE ACC LEFT, SIGN

;BIT (7) IS PLACED IN CARRY

;ROTATE ACC RIGHT — VALUE

;BITS 0-6 IS RESTORED,

;CARRY UNCHANGED, BIT 7

;IS ZERO

RRC A Rotate Right Without Carry

Opcode:

0	1	1	1	0	1	1	1
---	---	---	---	---	---	---	---

The contents of the accumulator are rotated right one bit. Bit 0 is rotated into the bit 7 position.

$(A_n) \leftarrow (A_{n+1})$ $n=0-6$

$(A_7) \leftarrow (A_0)$

Example: Assume accumulator contains 10110001.

RRNC: RRA

;NEW ACC CONTENTS ARE 11011000

RRC A Rotate Right Through Carry

Opcode:

0	1	1	0	0	1	1	1
---	---	---	---	---	---	---	---

The contents of the accumulator are rotated right one bit. Bit 0 replaces the carry bit; the carry bit is rotated into the bit 7 position.

$(A_n) \leftarrow (A_{n+1})$ $n=0-6$

$(A_7) \leftarrow (C)$

$(C) \leftarrow (A_0)$

Example: Assume carry is not set and accumulator contains 10110001.

RRTC: RRCA

;CARRY IS SET AND ACC

;CONTAINS 01011000

SEL RB0 Select Register Bank 0

Opcode:

1	1	0	0	0	1	0	1
---	---	---	---	---	---	---	---

PSW BIT 4 is set to zero. References to working registers 0-7 address data memory locations 0-7. This is the recommended setting for normal program execution.

$(BS) \leftarrow 0$

INSTRUCTION SET

SEL RB1 Select Register Bank 1

Opcode: 1 1 0 1 0 1 0 1

PSW bit 4 is set to one. References to working registers 0-7 address data memory locations 24-31. This is the recommended setting for interrupt service routines, since locations 0-7 are left intact. The setting of PSW bit 4 in effect at the time of an interrupt is restored by the RETR instruction when the interrupt service routine is completed.

(BS) ← 1

Example: Assume an IBF interrupt has occurred, control has passed to program memory location 3, and PSW bit 4 was zero before the interrupt.

LOC3: JMP INIT

INIT: MOV R7,A

SEL RB1

MOV R7,#0FAH

;JUMP TO ROUTINE 'INIT'

;MOV ACC CONTENTS TO

;LOCATION 7

;SELECT REG BANK 1

;MOVE 'FA' HEX TO LOCATION 31

SEL RB0

MOV A,R7

RETR

;SELECT REG BANK 0

;RESTORE ACC FROM LOCATION 7

;RETURN—RESTORE PC AND PSW

STOP TCNT Stop Timer/Event Counter

Opcode: 0 1 1 0 0 1 0 1

This instruction is used to stop both time accumulation and event counting.

Example: Disable interrupt, but jump to interrupt routine after eight overflows and stop timer. Count overflows in register 7.

START: DIS TCNTI

CLR A

MOV T,A

MOV R7,A

STRT T

MAIN: JTF COUNT

JMP MAIN

COUNT: INC R7

MOV A,R7

JB3 INT

JMP MAIN

;DISABLE TIMER INTERRUPT

;CLEAR ACC TO ZERO

;MOV ZERO TO TIMER

;MOVE ZERO TO REG 7

;START TIMER

;JUMP TO ROUTINE 'COUNT'

;IF TF=1 AND CLEAR TIMER FLAG

;CLOSE LOOP

;INCREMENT REG 7

;MOVE REG 7 CONTENTS TO ACC

;JUMP TO ROUTINE 'INT' IF ACC

;BIT 3 IS SET (REG 7=8)

;OTHERWISE RETURN TO ROUTINE

;MAIN

INT: STOP TCNT

JMP 7H

;STOP TIMER

;JUMP TO LOCATION 7 (TIMER

;INTERRUPT ROUTINE)

INSTRUCTION SET

STRT CNT Start Event Counter

Opcode:

0	1	0	0	0	1	0	1
---	---	---	---	---	---	---	---

The TEST 1 (T₁) pin is enabled as the event-counter input and the counter is started. The event-counter register is incremented with each high to low transition on the T₁ pin.

Example:

```
Initialize and start event counter. Assume overflow is desired with first T1 input.
STARTC: EN TCNTI      ;ENABLE COUNTER INTERRUPT
        MOV A,#OFFH    ;MOVE 'FF' HEX (ONES) TO
        ;ACC
        MOV T,A        ;MOVE ONES TO COUNTER
        STRT CNT      ;INPUT AND STARTA;
```

STRT T Start Timer

Opcode:

0	1	0	1	0	1	0	1
---	---	---	---	---	---	---	---

Timer accumulation is initiated in the timer register. The register is incremented every 32 instruction cycles. The prescaler which counts the 32 cycles is cleared but the timer register is not.

Example:

```
Initialize and start timer.
STARTT: EN TCNTI      ;ENABLE TIMER INTERRUPT
        CLR A          ;CLEAR ACC TO ZEROS
        MOV T,A        ;MOVE ZEROS TO TIMER
        STRT T        ;START TIMER
```

SWAP A Swap Nibbles Within Accumulator

Opcode:

0	1	0	0	0	1	1	1
---	---	---	---	---	---	---	---

Bits 0-3 of the accumulator are swapped with bits 4-7 of the accumulator.
(A₄₋₇) ↔ (A₀₋₃)

Example:

Pack bits 0-3 of locations 50-51 into location 50.

```
PCKDIG: MOV R0,#50      ;MOVE '50' DEC TO REG 0
        MOV R1,#51      ;MOVE '51' DEC TO REG 1
        XCHD A,@R0      ;EXCHANGE BIT 0-3 OF ACC
                        ;AND LOCATION 50
        SWAP A          ;SWAP BITS 0-3 AND 4-7 OF ACC
        XCHD A,@R1      ;EXCHANGE BITS 0-3 OF ACC AND
                        ;LOCATION 51
        MOV @R0,A       ;MOVE CONTENTS OF ACC TO
                        ;LOCATION 51
```

XCH A,Rr Exchange Accumulator-Register Contents

Opcode:

0	0	1	0	1	r ₂	r ₁	r ₀
---	---	---	---	---	----------------	----------------	----------------

The contents of the accumulator and the contents of working register 'r' are exchanged.
(A) ↔ (Rr) r=0-7

Example:

```
Move PSW contents to Reg 7 without losing accumulator contents.
XCHAR7: XCH A,R7      ;EXCHANGE CONTENTS OF REG 7
                        ;AND ACC AGAIN
        MOV A,PSW      ;MOVE PSW CONTENTS TO ACC
        XCH A,R7      ;EXCHANGE CONTENTS OF REG 7
                        ;AND ACC AGAIN
```


INSTRUCTION SET

XCH A,@Rr Exchange Accumulator and Data Memory Contents

Opcode:

0	0	1	0	0	0	r
---	---	---	---	---	---	---

The contents of the accumulator and the contents of the data memory location addressed by bits 0-5 of register 'r' are exchanged. Register 'r' contents are unaffected.

(A) \longleftrightarrow ((Rr))

Example:

Decrement contents of location 52:

DEC52: MOV R0,#52

XCH A,@R0

DEC A

XCH A,@R0

;MOVE '52' DEC TO ADDRESS

;REG 0

;EXCHANGE CONTENTS OF ACC
AND LOCATION 52

;DECREMENT ACC CONTENTS

;EXCHANGE CONTENTS OF ACC

;AND LOCATION 52 AGAIN

XCHD A,@Rr Exchange Accumulator and Data Memory 4-bit Data

Opcode:

0	0	1	1	0	0	0	r
---	---	---	---	---	---	---	---

This instruction exchanges bits 0-3 of the accumulator with bits 0-3 of the data memory location addressed by bits 0-5 of register 'r'. Bits 4-7 of the accumulator, bits 4-7 of the data memory location, and the contents of register 'r' are unaffected.

(A₀₋₃) \longleftrightarrow ((Rr₀₋₃))

Example:

Assume program counter contents have been stacked in locations 22-23.

XCHNIB: MOV R0,#23

CLR A

XCHD A,@R0

;MOVE '23' DEC TO REG 0

;CLEAR ACC TO ZEROS

;EXCHANGE BITS 0-3 OF ACC

;AND LOCATION 23 (BITS 8-11

;OF PC ARE ZEROED, ADDRESS

;REFERS TO PAGE 0)

XRL A,Rr Logical XOR Accumulator With Register Mask

Opcode:

1	1	0	1	1	r ₂	r ₁	r ₀
---	---	---	---	---	----------------	----------------	----------------

Data in the accumulator is EXCLUSIVE Ored with the mask contained in working register 'r'.

(A) \leftarrow (A) XOR (Rr)

Example:

XORREG: XRL A,R5

;XOR' ACC CONTENTS WITH

;MASK IN REG 5

XRL A,@Rr Logical XOR Accumulator With Memory Mask

Opcode:

1	1	0	1	0	0	0	r
---	---	---	---	---	---	---	---

Data in the accumulator is EXCLUSIVE Ored with the mask contained in the data memory location addressed by register 'r', bits 0-5.

(A) \leftarrow (A) XOR ((Rr))

Example:

XORDM: MOV R1,#20H

XRL A,@R1

;MOVE '20' HEX TO REG 1

;XOR' ACC CONTENTS WITH MASK

;IN LOCATION 32

INSTRUCTION SET

XRL A,#data Logical XOR Accumulator With Immediate Mask

Opcode:

1	1	0	1	0	0	1	1
---	---	---	---	---	---	---	---

 •

d7	d6	d5	d4	d3	d2	d1	d0
----	----	----	----	----	----	----	----

This is a 2-cycle instruction. Data in the accumulator is EXCLUSIVE ORed with an immediately-specified mask.

(A) ← (A) XOR data

Example: XORID: XOR A,#HEXTEN

;XOR CONTENTS OF ACC WITH
;MASK EQUAL VALUE OF SYMBOL
;'HEXTEN'

*Single-step,
Programming and
Power-down Modes*

4

Power-down Modes and Programming Single-step

4

CHAPTER 4 SINGLE-STEP, PROGRAMMING, AND POWER-DOWN MODES

SINGLE-STEP

The UPI family has a single-step mode which allows the user to manually step through his program one instruction at a time. While stopped, the address of the next instruction to be fetched is available on PORT 1 and the lower 2 bits of PORT 2. The single-step feature simplifies program debugging by allowing the user to easily follow program execution.

Figure 4-1 illustrates a recommended circuit for single-step operation, while Figure 4-2 shows the timing relationship between the SYNC output and the SS input. During single-step operation, PORT 1 and part of PORT 2 are used to output address information. In order to retain the normal I/O functions of PORTS 1 and 2, a separate latch can be used as shown in Figure 4-3.




Figure 4-1. Single-Step Circuit





Figure 4-2. Single-Step Timing

CHAPTER 4
SINGLE-STEP PROGRAMMING
AND POWER-DOWN MODES



Timing

The sequence of single-step operation is as follows:

- 1) The processor is requested to stop by applying a low level on \overline{SS} . The \overline{SS} input should not be brought low while SYNC is high. (The UPI samples the \overline{SS} pin in the middle of the SYNC pulse).
- 2) The processor responds to the request by stopping during the instruction fetch portion of the next instruction. If a double cycle instruction is in progress when the single-step command is received, both cycles will be completed before stopping.
- 3) The processor acknowledges it has entered the stopped state by raising SYNC high. In this state, which can be maintained indefinitely, the 10-bit address of the next instruction to be fetched is present on PORT 1 and the lower 2 bits of PORT 2.
- 4) \overline{SS} is then raised high to bring the processor out of the stopped mode allowing it to fetch the next instruction. The exit from stop is indicated by the processor bringing SYNC low.

5) To stop the processor at the next instruction \overline{SS} must be brought low again before the next SYNC pulse—the circuit in Figure 4-1 uses the trailing edge of the previous pulse. If \overline{SS} is left high, the processor remains in the “RUN” mode.

Figure 4-1 shows a schematic for implementing single-step. A single D-type flip-flop with preset and clear is used to generate \overline{SS} . In the RUN mode \overline{SS} is held high by keeping the flip-flop preset (preset has precedence over the clear input). To enter single-step, preset is removed allowing SYNC to bring \overline{SS} low via the clear input. Note that SYNC must be buffered since the SN7474 is equivalent to 3 TTL loads.

The processor is now in the stopped state. The next instruction is initiated by clocking “1” into the flip-flop. This “1” will not appear on \overline{SS} unless SYNC is high (i.e., clear must be removed from the flip-flop). In response to \overline{SS} going high, the processor begins an instruction fetch which brings SYNC low. \overline{SS} is then reset through the clear input and the processor again enters the stopped state.

5) To stop the processor at the next instruction \overline{SS} must be brought low again before the next SYNC pulse—the circuit in Figure 4-1 uses the trailing edge of the previous pulse. If \overline{SS} is left high, the processor remains in the “RUN” mode.

Figure 4-1 shows a schematic for implementing single-step. A single D-type flip-flop with preset and clear is used to generate \overline{SS} . In the RUN mode \overline{SS} is held high by keeping the flip-flop preset (preset has precedence over the clear input). To enter single-step, preset is removed allowing SYNC to bring \overline{SS} low via the clear input. Note that SYNC must be buffered since the SN7474 is equivalent to 3 TTL loads.

The processor is now in the stopped state. The next instruction is initiated by clocking "1" into the flip-flop. This "1" will not appear on \overline{SS} unless SYNC is high (i.e., clear must be removed from the flip-flop). In response to \overline{SS} going high, the processor begins an instruction fetch which brings SYNC low. \overline{SS} is then reset through the clear input and the processor again enters the stopped state.

SINGLE-STEP, PROGRAMMING, & POWER-DOWN MODES

PROGRAMMING, VERIFYING AND ERASING EPROM (8741A, 8742 EPROM ONLY)

The internal Program Memory of the 8741A and 8742 may be erased and reprogrammed by the user as explained in the following sections. See the data sheet for more detail.

Programming

The programming procedure consists of the following: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. Figure 4-4 illustrates the programming and verifying sequence. The following is a list of the pins used for programming and a description of their functions:

- XTAL 1, Clock Input
- XTAL 2
- RESET Initialization and Address Latching
- TEST 0 Selection of Program or Verify Mode
- EA Activation of Program/Verify Modes
- D0-D7 Address and Data Input
Data Output During Verify

- P20, P21 Address Input
- VDD Programming Power Supply
- PROG Program Pulse Input

NOTE: All set-up and hold times are 4 cycles.

The detailed Programming sequence (for one byte) is as follows:

- 1) Initial Conditions: $V_{CC} = V_{DD} = 5V$; Clock Running; $A_0 = 0V$, $\overline{CS} = 5V$; $EA = 5V$; D_0 - D_7 and $PROG$ Floating.
- 2) $\overline{RESET} = 0V$, $TEST\ 0 = 0V$ (Select Programming Mode).
- 3) $EA = 23V$ for 8741A
 $EA = 18V$ for 8742
- 4) Address applied to D_0 - D_7 and PORTS 20-22.
- 5) $\overline{RESET} = 5V$ (Latch Address).
- 6) Data applied to D_0 - D_7 .
- 7) $V_{DD} = 25V$ for 8741A
 $V_{DD} = 21V$ for 8742 (Programming Power).




Figure 4-4. Programming Sequence

- 8) PROG = 0V followed by one 50 msec pulse of 23V for 8741A
PROG = 0V followed by one 50 msec pulse of 18V for 8742.
- 9) VDD = 5V.
- 10) TEST 0 = 5V (Select Verify Mode).
- 11) Read data on D0-D7 and verify EPROM cell contents.

WARNING

An attempt to program a mis-socketed 8741A or 8742 will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

Verification

Verification is accomplished by latching in an address as in the Programming Mode and then applying "1" to the TEST 0 input. The word stored at the selected address then appears on the D0-D7 lines. Note that verification can be applied to both ROM's and EPROM's independently of the programming procedure. See the data sheet.

The detailed Verifying sequence (for one byte) is as follows:

- 1) Initial Conditions: VCC = VDD = 5V; Clock Running; A0 = 0V, CS = 5V; EA = 5V; D0-D7 and PROG Floating.
- 2) RESET = 0V, TEST 0 = 5V (Verify Mode).
- 3) EA = 23V for 8741A
EA = 18V for 8742
- 4) Address applied to D0-D7 and PORTS 20-22.
- 5) RESET = 5V (Latch Address)
- 6) Read data on D0-D7 and verify EPROM cell contents.

Erasing

The program memory of the 8741A or 8742 may be erased to zeros by exposing its translucent lid to shortwave ultraviolet light.

EPROM Light Sensitivity

The erasure characteristics of the 8741A or 8742 EPROM are such that erasure begins to occur when

exposed to light with wavelengths shorter than approximately 4000 Angstroms. It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 Angstrom range. Data shows that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8741A or 8742 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels (available from Intel) should be placed over the 8741A or 8742 window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A or 8742 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms. The integrated dose (i.e., UV intensity \times exposure time) for erasure should be a minimum of 15W-sec/cm² power rating. The erasure time with this dosage is approximately 15 minutes using an ultraviolet lamp with a 12,000 μ W/cm² power rating. The 8741A or 8742 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

EXTERNAL ACCESS

The UPI family has an External Access mode (EA) which puts the processor into a test mode. This mode allows the user to disable the internal program memory and execute from external memory. External Access mode is useful in testing because it allows the user to test the processor's functions directly. It is only useful for testing since this mode uses D0-D7, PORTS 10-17 and PORTS 20-22.

This mode is invoked by connecting the EA pin to 5V. The 11-bit current program counter contents then come out on PORTS 10-17 and PORTS 20-22 after the SYNC output goes high. (PORT 10 is the least significant bit.) The desired instruction opcode is placed on D0-D7 before the start of state S₁. During state S₁, the opcode is sampled from D0-D7 and subsequently executed in place of the internal program memory contents.

The program counter contents are multiplexed with the I/O port data on PORTS 10-17 and PORTS 20-22. The I/O port data may be demultiplexed using an external latch on the rising edge of SYNC. The program counter contents may be demultiplexed similarly using the trailing edge of SYNC.

Reading and/or writing the Data Bus Buffer registers is still allowed although only when D0-D7 are not being sampled for opcode data. In practice, since this sampling time is not known externally, reads or

SINGLE-STEP, PROGRAMMING, & POWER-DOWN MODES

writes on the system bus are done during SYNC high time. Approximately 600ns are available for each read or write cycle.

POWER DOWN MODE (8041AH/8042 ROM ONLY)

Extra circuitry is included in the ROM version to allow low-power, standby operation. Power is removed from all system elements except the internal data RAM in the low-power mode. Thus the contents of RAM can be maintained and the device draws only 10 to 15% of its normal power.

The VCC pin serves as the 5V power supply pin for all of the ROM version's circuitry except the data RAM array. The VDD pin supplies only the RAM array. In normal operation, both VCC and VDD are connected to the same 5V power supply.

To enter the Power-Down mode, the $\overline{\text{RESET}}$ signal to the UPI is asserted. This ensures the memory will not be inadvertently altered by the UPI during power-down. The VCC pin is then grounded while VDD is maintained at 5V. Figure 4-5 illustrates a recommended Power-Down sequence. The sequence typically occurs as follows:

- 1) Imminent power supply failure is detected by user defined circuitry. The signal must occur

early enough to guarantee the 8041AH or 8042 can save all necessary data before VCC falls outside normal operating tolerance.

- 2) A "Power Failure" signal is used to interrupt the processor (via a timer overflow interrupt, for instance) and call a Power Failure service routine.
- 3) The Power Failure routine saves all important data and machine status in the RAM array. The routine may also initiate transfer of a backup supply to the VDD pin and indicate to external circuitry that the Power Failure routine is complete.
- 4) A $\overline{\text{RESET}}$ signal is applied by external hardware to guarantee data will not be altered as the power supply falls out of limits. $\overline{\text{RESET}}$ must be low until VCC reaches ground potential.

Recovery from the Power-Down mode can occur as any other power-on sequence. An external 1 μf d capacitor on the RESET input will provide the necessary initialization pulse.




Figure 4-5. Power-Down Sequence

CHAPTER 5 SYSTEM OPERATION

BUS INTERFACE

The UPI-41AH, 42 Microcomputer functions as a peripheral to a master processor by using the data bus buffer registers to handle data transfers. The DBB configuration is illustrated in Figure 5-1. The UPI-41AH, 42 Microcomputer's 8 three-state data lines (D7-D0) connect directly to the master processor's data bus. Data transfer to the master is controlled by 4 external inputs to the UPI:

- A_0 Address Input signifying command or data
- \overline{CS} Chip Select
- \overline{RD} Read strobe
- \overline{WR} Write strobe




Figure 5-1. Data Bus Register Configuration

The master processor addresses the UPI-41AH, 42 Microcomputer as a standard peripheral device. Table 5-1 shows the conditions for data transfer:

Table 5-1. Data Transfer Controls

CS	A ₀	RD	WR	Condition
0	0	0	1	Read DBBOUT
0	1	0	1	Read STATUS
0	0	1	0	Write DBBIN data, set F ₁ = 0
0	1	1	0	Write DBBIN command set F ₁ = 1
1	x	x	x	Disable DBB

Reading the DBBOUT Register

The sequence for reading the DBBOUT register is shown in Figure 5-2. This operation causes the 8-bit contents of the DBBOUT register to be placed on

the system Data Bus. The OBF flag is cleared automatically.

Reading STATUS

The sequence for reading the UPI-41AH, 42 Microcomputer's 8 STATUS bits is shown in Figure 5-3. This operation causes the 8-bit STATUS register contents to be placed on the system Data Bus as shown.

Write Data to DBBIN

The sequence for writing data to the DBBIN register is shown in Figure 5-4. This operation causes the system Data Bus contents to be transferred to the DBBIN register and the IBF flag is set. Also, the F₁ flag is cleared (F₁ = 0) and an interrupt request is generated. When the IBF interrupt is enabled, a jump to location 3 will occur. The interrupt request is cleared upon entering the IBF service routine or by a system RESET input.




Figure 5-2. DBBOUT Read




Figure 5-3. Status Read




Figure 5-4. Writing Data to DBBIN

Writing Commands to DBBIN

The sequence for writing commands to the DBBIN register is shown in Figure 5-5. This sequence is identical to a data write except that the A₀ input is latched in the F₁ flag (F₁ = 1). The IBF flag is set and an interrupt request is generated when the master writes a command to DBB.

Operations of Data Bus Registers

The UPI-41AH, 42 Microcomputer controls the transfer of DBB data to its accumulator by executing INPut and OUTPut instructions. An IN A,DBB instruction causes the contents to be transferred to the UPI accumulator and the IBF flag is cleared.

The OUT DBB,A instruction causes the contents of the accumulator to be transferred to the DBBOUT register. The OBF flag is set.

The UPI's data bus buffer interface is applicable to a variety of microprocessors including the 8086, 8088, 8085AH, 8080, and 8048.

A description of the interface to each of these processors follows.

DESIGN EXAMPLES

8085AH Interface

Figure 5-6 illustrates an 8085AH system using a UPI-41AH, 42. The 8085AH system uses a multiplexed address and data bus. During I/O the 8 upper address lines (A₈-A₁₅) contain the same I/O address as the lower 8 address/data lines (A₀-A₇); therefore I/O address decoding is done using only the upper 8 lines to eliminate latching of the address. An 8205 decoder provides address decoding for both the UPI-41AH, 42 and the 8237. Data is transferred




Figure 5-5. Writing Commands to DBBIN

using the two DMA handshaking lines of PORT 2. The 8237 performs the actual bus transfer operation. Using the UPI-41AH, 42's OBF master interrupt, the UPI-41A notifies the 8085AH upon transfer completion using the RST 5.5 interrupt input. The IBF master interrupt is not used in this example.

8088 Interface

Figure 5-7 illustrates a UPI-41AH, 42 interface to an 8088 minimum mode system. Two 8-bit latches are used to demultiplex the address and data bus. The address bus is 20-lines wide. For I/O only, the lower 16 address lines are used, providing an addressing range of 64K. UPI address selection is accomplished using an 8205 decoder. The A₀ address line of the bus is connected to the corresponding UPI input for register selection. Since the UPI-41A is polled by the 8088, neither DMA nor master interrupt capabilities of the UPI-41AH, 42 are used in the figure.

8086 Interface

The UPI-41AH, 42 can be used on an 8086 maximum mode system as shown in figure 5-8. The address and data bus is demultiplexed using three 8288 latches providing separate address and data buses. The address bus is 20-lines wide and the data bus is 16-lines wide. Multiplexed control lines are decoded by the 8288. The UPI's CS input is provided by linear selection. Note that the UPI-41AH, 42 is both I/O mapped and memory mapped as a result of the linear addressing technique. An address decoder may be used to limit the UPI-41AH, 42 to a specific I/O mapped address. Address line A₁ is connected to the UPI's A₀ input. This insures that the registers of the UPI will have even I/O addresses. Data will be transferred on D₀-D₇ lines only. This allows the I/O registers to be accessed using byte manipulation instructions.

SYSTEM OPERATION




Figure 5-6. 8085AH-UPI System




Figure 5-7. 8088-UPI Minimum Mode System

SYSTEM OPERATION




Figure 5-8. 8086-UPI Maximum Mode Systems

8080 Interface

Figure 5-9 illustrates the interface to an 8080A system. In this example, a crystal and capacitor are used for UPI-41AH, 42 timing reference and power-on RESET. If the 2-MHz 8080A 2-phase clock were used instead of the crystal, the UPI-41AH, UPI-42 would run at only 16% full speed.

The A_0 and \overline{CS} inputs are direct connections to the 8080 address bus. In larger systems, however, either of these inputs may be decoded from the 16 address lines.

The \overline{RD} and \overline{WR} inputs to the UPI can be either the \overline{IOR} and \overline{IOW} or the \overline{MEMR} and \overline{MEMW} signals depending on the I/O mapping technique to be used.

The UPI can be addressed as an I/O device using IN-put and OUT-put instructions in 8080 software.

8048 Interface

Figure 5-10 shows the UPI interface to an 8048 master processor.

The 8048 \overline{RD} and \overline{WR} outputs are directly compatible with the UPI. Figure 5-11 shows a distributed processing system with up to seven UPI's connected to a single 8048 master processor.

In this configuration the 8048 uses PORT 0 as a data bus. I/O PORT 2 is used to select one of the seven UPI's when data transfer occurs. The UPI's are programmed to handle isolated tasks and, since they operate in parallel, system throughput is increased.

GENERAL HANDSHAKING PROTOCOL

- 1) Master reads STATUS register (\overline{RD} , \overline{CS} , $A_0 = (0, 0, 1)$) in polling or in response to either an \overline{IBF} or an \overline{OBF} interrupt.
- 2) If the UPI DBBIN register is empty (\overline{IBF} flag = 0), Master writes a word to the DBBIN register (\overline{WR} , \overline{CS} , $A_0 = (0, 0, 1)$ or $(0, 0, 0)$). If $A_0 = 1$, write command word, set F_1 . If $A_0 = 0$, write data word, $F_1 = 0$.

SYSTEM OPERATION




Figure 5-9. 8080A-UPI Interface




Figure 5-10. 8048-UPI Interface

- 3) If the UPI DBBOUT register is full (OBF flag = 1), Master reads a word from the DBBOUT register (RD, CS, A₀ = (0, 0, 0)).
- 4) UPI recognizes IBF (via IBF interrupt or JNIBF). Input data or command word is processed, depending on F₁; IBF is reset. Repeat step 1 above.
- 5) UPI-41AH, 42 recognizes OBF flag = 0 (via JOBF). Next word is output to DBBOUT register, OBF is set. Repeat step 1 above.

SYSTEM OPERATION




Figure 5-11. Distributed Processor System

- 3) If the UPI DBOUT register is full (OBF flag = 1), Master reads a word from the DBOUT register (RD, CS, A0 = (0, 0, 0)).
- 4) UPI recognizes IBF (via IBF interrupt or I/IBF). Input data or command word is processed, depending on FI; IBF is reset. Repeat step 1 above.
- 5) UPI-1AH, 42 recognizes OBF flag = 0 (via I/OBF). Next word is output to DBOUT register. OBF is set. Repeat step 1 above.

6

Applications

Chapter 6 APPLICATIONS

ABSTRACTS

The UPI-41A is designed to fill a wide variety of low to medium speed peripheral interface applications where flexibility and easy implementation are important considerations. The following examples illustrate some typical applications.

Keyboard Encoder

Figure 6-1 illustrates a keyboard encoder configuration using the UPI and the 8243 I/O expander to scan a 128-key matrix. The encoder has switch matrix scanning logic, N-key rollover logic, ROM look-up table, FIFO character buffer, and additional outputs for display functions, control keys or other special functions.

PORT 1 and PORTs 4-7 provide the interface to the keyboard. PORT 1 lines are set one at a time to select the various key matrix rows.

When a row is energized, all 16 columns (i.e., PORTs 4-7 inputs) are sampled to determine if any switch in the row is closed. The scanning software is code efficient because the UPI instruction set includes individual bit set/clear operations and expander PORTs 4-7 can be directly addressed with single, 2-byte instructions. Also, accumulator bits can be tested in a single operation. Scan time for 128 keys is about 10 ms. Each matrix point has a unique binary

code which is used to address ROM when a key closure is detected. Page 3 of ROM contains a look-up table with useable codes (i.e., ASCII, EBCDIC, etc.) which correspond to each key. When a valid key closure is detected the ROM code corresponding to that key is stored in a FIFO buffer in data memory for transfer to the master processor. To avoid stray noise and switch bounce, a key closure must be detected on two consecutive scans before it is considered valid and loaded into the FIFO buffer. The FIFO buffer allows multiple keys to be processed as they are depressed without regard to when they are released, a condition known as N-key rollover.

The basic features of this encoder are fairly standard and require only about 500 bytes of memory. Since the UPI is programmable and has additional memory capacity it can handle a number of other functions. For example, special keys can be programmed to give an entry on closing as well as opening. Also, I/O lines are available to control a 16-digit, 7-segment display. The UPI can also be programmed to recognize special combinations of characters such as commands, then transfer only the decoded information to the master processor.

A complete keyboard application has been developed for the UPI-41A. A description is included in this section. The code for the application is available in the Intel Insite Library (program AB 147).




Figure 6-1. Keyboard Encoder Configuration

Matrix Printer Interface

The matrix printer interface illustrated in Figure 6-2 is a typical application for the UPI-41A. The actual printer mechanism could be any of the numerous dot-matrix types and similar configurations can be shown for drum, spherical head, daisy wheel or chain type printers.

The bus structure shown represents a generalized, 8-bit system bus configuration. The UPI's three-state interface port and asynchronous data buffer registers allow it to connect directly to this type of system for efficient, two-way data transfer.

The UPI's two on-board I/O ports provide up to 16 input and output signals to control the printer mechanism. The timer/event counter is used for generating a timing sequence to control print head position, line feed, carriage return, and other sequences. The on-board program memory provides character generation for 5×7 , 7×9 , or other dot matrix formats. As an added feature a portion of the 64×8 -bit data memory can be used as a FIFO buffer so that the master processor can send a block of data at a high rate. The UPI can then output characters from the buffer at a rate the printer can accept while the master processor returns to other tasks.

The 8295 Printer Controller is an example of an 8041A preprogrammed as a dot matrix printer interface.

Tape Cassette Controller

Figure 6-3 illustrates a digital cassette interface which can be implemented with the UPI-41A. Two sections of the tape transport are controlled by the UPI: digital data/command logic, and motor servo control.

The motor servo requires a speed reference in the form of a monostable pulse whose width is proportional to the desired speed. The UPI monitors a prerecorded clock from the tape and uses its on-board interval timer to generate the required speed reference pulses at each clock transition.

Recorded data from the tape is supplied serially by the data/command logic and is converted to 8-bit words by the UPI, then transferred to the master processor. At 10 ips tape speed the UPI can easily handle the 8000 bps data rate. To record data, the UPI uses the two input lines to the data/command logic which control the flux direction in the recording head. The UPI also monitors 4 status lines from the tape transport including: end of tape, cassette




Figure 6-2. Matrix Printer Controller

APPLICATIONS




Figure 6-3. Tape Transport Controller

inserted, busy, and write permit. All control signals can be handled by the UPI's two I/O ports.

Universal I/O Interface

Figure 6-4 shows an I/O interface design based on the UPI. This configuration includes 12 parallel I/O lines and a serial (RS232C) interface for full duplex data transfer up to 1200 baud. This type of design can be used to interface a master processor to a broad spectrum of peripheral devices as well as to a serial communication channel.

PORT 1 is used strictly for I/O in this example while PORT 2 lines provide five functions:

- P23-P20 I/O lines (bidirectional)
- P24 Request to send (RTS)
- P25 Clear to Send (CTS)
- P26 Interrupt to master
- P27 Serial data out

The parallel I/O lines make use of the bidirectional port structure of the UPI. Any line can function as an input or output. All port lines are automatically initialized to 1 by a system RESET pulse and remain




Figure 6-4. Universal I/O Interface

APPLICATIONS

latched. An external TTL signal connected to a port line will override the UPI's 50K-ohm internal pull-up so that an INPUT instruction will correctly sample the TTL signal.

Four PORT 2 lines function as general I/O similar to PORT 1. Also, the RTS signal is generated on PORT 2 under software control when the UPI has serial data to send. The CTS signal is monitored via PORT 2 as an enable to the UPI to send serial data. A PORT 2 line is also used as a software generated interrupt to the master processor. The interrupt functions as a service request when the UPI has a byte of data to transfer or when it is ready to receive. Alternatively, the EN FLAGS instruction could be used to create the OBF and IBF interrupts on P24 and P25.

The RS232C interface is implemented using the TEST 0 pin as a receive input and a PORT 2 pin as a transmit output. External packages (A₀, A₁) are used to provide RS232C drive requirements. The serial receive software is interrupt driven and uses the on-chip timer to perform time critical serial control. After a start bit is detected the interval timer

can be preset to generate an interrupt at the proper time for sampling the serial bit stream. This eliminates the need for software timing loops and allows the processor to proceed to other tasks (i.e., parallel I/O operations) between serial bit samples. Software flags are used so the main program can determine when the interrupt driven receive program has a character assembled for it.

This type of configuration allows system designers flexibility in designing custom I/O interfaces for specific serial and parallel I/O applications. For instance, a second or third serial channel could be substituted in place of the parallel I/O if required. The UPI's data memory can buffer data and commands for up to 4 low-speed channels (110 baud teleprinter, etc.).

Application Notes

The following application notes illustrate the various applications of the UPI family. Other related publications including the *8048 Family Application Handbook* are available through the Intel Literature Department.

PORT 1 is used strictly for I/O in this example while PORT 2 lines provide five functions:

- P23-P20 I/O lines (bidirectional)
- P24 Request to send (RTS)
- P25 Clear to send (CTS)
- P26 Interrupt to master
- P27 Serial data out

The parallel I/O lines make use of the bidirectional port structure of the UPI. Any line can function as an input or output. All port lines are automatically initialized to 1 by a system RESET pulse and remain

initialized, busy, and write permit. All control signals can be handled by the UPI's two I/O ports.

Universal I/O interface

Figure 8-4 shows an I/O interface design based on the UPI. This configuration includes 12 parallel I/O lines and a serial (RS232C) interface for full duplex data transfer up to 1200 baud. This type of design can be used to interface a master processor to a broad spectrum of peripheral devices as well as a serial communication channel.




Figure 8-4. Universal I/O interface

INTRODUCTION TO THE UPI-41A™

Introduction

Since the introduction in 1974 of the second generation of microprocessors, such as the 8080, a wide range of peripheral interface devices have appeared. At first, these devices solved application problems of a general nature; i.e., parallel interface (8255), serial interface (8251), timing (8253), interrupt control (8259). However, as the speed and density of LSI technology increased, more and more intelligence was incorporated into the peripheral devices. This allowed more specific application problems to be solved, such as floppy disk control (8271), CRT control (8275), and data link control (8273). The advantage to the system designer of this increased peripheral device intelligence is that many of the peripheral control tasks are now handled externally to the main processor in the peripheral hardware rather than internally in the main processor software. This reduced main processor overhead results in increased system throughput and reduced software complexity.

In spite of the number of peripheral devices available, the pervasiveness of the microprocessor has been such that there is still a large number of peripheral control applications not yet satisfied by dedicated LSI. Complicating this problem is the fact that new applications are emerging faster than the manufacturers can react in developing new, dedicated peripheral controllers. To address this problem, a new microcomputer-based Universal Peripheral Interface (UPI-41A) device was developed.

In essence, the UPI-41A acts as a slave processor to the main system CPU. The UPI contains its own processor, memory, and I/O, and is completely user programmable; that is, the entire peripheral control algorithm can be programmed locally in the UPI, instead of taxing the master processor's main memory. This distributed processing concept allows the UPI to handle the real-time tasks such as encoding keyboards, controlling printers, or multiplexing displays, while the main processor is handling non-real-time dependent tasks such as buffer management or arithmetic. The UPI relies on the master only for initialization, elementary commands, and data transfers. This technique results in an overall increase in system efficiency since both processors—the master CPU and the slave UPI—are working in parallel.

This application note presents three UPI-41A applications which are roughly divided into two groups: applications whose complexity and UPI code space

requirements allow them to either stand alone or be incorporated as just one task in a "multi-tasking" UPI, and applications which are complete UPI applications in themselves. Applications in the first group are a simple LED display and sensor matrix controllers. A combination serial/parallel/ I/O device is an application in the second group. Each application illustrates different UPI configurations and features. However, before the application details are presented, a section on the UPI/master protocol requirements is included. These protocol requirements are key to UPI software development. For convenience, the UPI block diagram is reproduced in Figure 1 and the instruction set summary in Table 1.

UPI-41 vs. UPI-41A

The UPI-41A is an enhanced version of the UPI-41. It incorporates several architectural features not found on the "non-A" device:

- Separate Data In and Data Out data bus buffer registers
- User-definable STATUS register bits
- Programmable master interrupts for the OBF and IBF flags
- Programmable DMA interface to external DMA controller.

The separate Data In (DBBIN) and Data Out (DBBOUT) registers greatly simplify the master/UPI protocol compared to the UPI-41. The master need only check IBF before writing to DBBIN and OBF before reading DBBOUT. No data bus buffer lock-out is required.

The most significant nibble of the STATUS register, undefined in the UPI-41, is user-definable in UPI-41A. It may be loaded directly from the most significant nibble of the Accumulator (MOV STS,A). These extra four STATUS bits are useful for transferring additional status information to the master. This application note uses this feature extensively.

A new instruction, EN FLAGS, allows OBF and IBF to be reflected on PORT 2 BIT 4 and PORT 2 BIT 5 respectively. This feature enables interrupt-driven data transfers when these pins are interrupt sources to the master.

By executing an EN DMA instruction PORT 2 BIT 6 becomes a DRQ (DMA Request) output and PORT 2 BIT 7 becomes DACK (DMA Acknowledge). Setting DRQ requests a DMA cycle to an external DMA controller. When the cycle is granted, the DMA controller returns DACK plus either RD (Read) or WR (Write). DACK automatically forces




Figure 1A. Program Memory Map

CS and A₀ low internally and clears DRQ. This selects the appropriate data buffer register (DBBOUT for DACK and RD, DBBIN for DACK and WR) for the DMA transfer.

Like the "non-A", the UPI-41A is available in both ROM (8041A) and EPROM (8741A) Program Memory versions. This application note deals exclusively with the UPI-41A since the applications use the "A"s enhanced features.

UPI/MASTER PROTOCOL

As in most closely coupled multiprocessor systems, the various processors communicate via a shared resource. This shared resource is typically specific locations in RAM or in registers through which status and data are passed. In the case of a master processor and a UPI-41A, the shared resource is 3 separate, master-addressable, registers internal to the UPI. These registers are the status register (STATUS), the Data Bus Buffer Input register (DBBIN), and the Data Bus Buffer Output register (DBBOUT). [Data Bus Buffer direction is relative to the UPI]. To illustrate this register interface, consider the 8085A/UPI system in Figure 2.




Figure 1B. Data Memory Map

Looking into the UPI from the 8085A, the 8085A sees only the three registers mentioned above. If the 8085A wishes to issue a command to the UPI, it does so by writing the command to the DBBIN register according to the decoding of Table 2. Data for the UPI is also passed via the DBBIN register. (The UPI differentiates commands and data by examining the A₀ pin. Just how this is done is covered shortly.) Data from the UPI for the 8085A is passed in the DBBOUT register. The 8085A may interrogate the UPI's status by reading the UPI's STATUS register. Four bits of the STATUS register act as flags and are used to handshake data and commands into and out of the UPI. The STATUS register format is shown in Figure 3.

BIT 0 is OBF (Output Buffer Full). This flag indicates to the master when the UPI has placed data in the DBBOUT register. OBF is set when the UPI writes to DBBOUT and is reset when the master reads DBBOUT. The master finds meaningful data in the DBBOUT register only when OBF is set.

The Input Buffer Full (IBF) flag is BIT 1. The UPI uses this flag as an indicator that the master has written to the DBBIN register. The master uses IBF

APPLICATIONS




Figure 1C. UPI-41A Block Diagram

to indicate when the UPI has accepted a particular command or data byte. The master should examine IBF before outputting anything to the UPI. IBF is set when the master writes to DBBIN and is reset when the UPI reads DBBIN. The master must wait until IBF=0 before writing new data or commands to DBBIN. Conversely, the UPI must ensure IBF=1 before reading DBBIN.

The third STATUS register bit is F₀ (FLAG 0). This is a general purpose flag that the UPI can set, reset, and test. It is typically used to indicate a UPI error or busy condition to the master.

FLAG 1 (F₁) is the final dedicated STATUS bit. Like F₀ the UPI can set, reset, and test this flag. However, in addition, F₁ reflects the state of the A₀ pin whenever the master writes to the DBBIN register. The UPI uses this flag to delineate between master command and data writes to DBBIN.

The remaining four STATUS register bits are user definable. Typical uses of these bits are as status in-




Figure 2. Register Interface

dicators for individual tasks in a multitasking UPI or as UPI generated interrupt status. These bits find a wide variety of uses in the upcoming applications.

Looking into the 8085A from the UPI, the UPI sees the two DBB registers plus the IBF, OBF, and F₁ flags. The UPI can write from its accumulator to DBBOUT or read DBBIN into the accumulator. The UPI cannot read OBF, IBF, or F₁ directly, but these flags may be tested using conditional jump

APPLICATIONS

Table 1. Instruction Set Summary

Mnemonic	Description	Bytes	Cycles
Accumulator			
ADD A,R _r	Add register to A	1	1
ADD A,@R _r	Add data memory to A	1	1
ADD A,#data	Add immediate to A	2	2
ADDC A,R _r	Add register to A with carry	1	1
ADDC A,@R _r	Add data memory to A with carry	1	1
ADDC A,#data	Add immed. to A with carry	2	2
ANL A,R _r	AND register to A	1	1
ANL A,@R _r	AND data memory to A	1	1
ANL A,#data	AND immediate to A	2	2
ORL A,R _r	OR register to A	1	1
ORL A,@R _r	OR data memory to A	1	1
ORL A,#data	OR immediate to A	2	2
XRL A,R _r	Exclusive OR register to A	1	1
XRL A,@R _r	Exclusive OR data memory to A	1	1
XRL A,#data	Exclusive OR immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal Adjust A	1	1
SWAP A	Swap digits of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1
Input/Output			
IN A,P _p	Input port to A	1	2
OUTL P _p ,A	Output A to port	1	2
ANL P _p ,#data	AND immediate to port	2	2
ORL P _p ,#data	OR immediate to port	2	2
IN A,DBB	Input DBB to A, clear IBF	1	1
OUT DBB,A	Output A to DBB, set OBF	1	1
MOV STS,A	A ₄ -A ₇ to Bits 4-7 of Status	1	1
MOVD A,P _p	Input Expander port to A	1	2
MOVD P _p ,A	Output A to Expander port	1	2
ANLD P _p ,A	AND A to Expander port	1	2
ORLD P _p ,A	OR A to Expander port	1	2
Data Moves			
MOV A,R _r	Move register to A	1	1
MOV A,@R _r	Move data memory to A	1	1
MOV A,#data	Move immediate to A	2	2
MOV R _r ,A	Move A to register	1	1
MOV @R _r ,A	Move A to data memory	1	1
MOV R _r ,#data	Move immediate to register	2	2
MOV @R _r ,#data	Move immediate to data memory	2	2
MOV A,PSW	Move PSW to A	1	1
MOV PSW,A	Move A to PSW	1	1
XCH A,R _r	Exchange A and register	1	1
XCH A,@R _r	Exchange A and data memory	1	1
XCHD A,@R _r	Exchange digit of A and register	1	1
MOVP A,@A	Move to A from current page	1	2
MOVP3, A,@A	Move to A from page 3	1	2
Timer/Counter			
MOV A,T	Read Timer/Counter	1	1
MOV T,A	Load Timer/Counter	1	1
STRT T	Start Timer	1	1
STRT CNT	Start Counter	1	1
STOP TCNT	Stop Timer/Counter	1	1
EN TCNTI	Enable Timer/Counter Interrupt	1	1
DIS TCNTI	Disable Timer/Counter Interrupt	1	1
Control			
EN DMA	Enable DMA Handshake Lines	1	1
EN I	Enable IBF Interrupt	1	1
DIS I	Disable IBF Interrupt	1	1
EN FLAGS	Enable Master Interrupts	1	1
SEL RB0	Select register bank 0	1	1
SEL RB1	Select register bank 1	1	1
NOP	No Operation	1	1
Registers			
INC R _r	Increment register	1	1
INC @R _r	Increment data memory	1	1
DEC R _r	Decrement register	1	1
Subroutine			
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
RETR	Return and restore status	1	2
Flags			
CLR C	Clear Carry	1	1
CPL C	Complement Carry	1	1
CLR F0	Clear Flag 0	1	1
CPL F0	Complement Flag 0	1	1
CLR F1	Clear F1 Flag	1	1
CPL F1	Complement F1 Flag	1	1
Branch			
JMP ADDR	Jump unconditional	2	2
JMPP @A	Jump indirect	1	2
DJNZ R,addr	Decrement register and skip	2	2
JC addr	Jump on Carry=1	2	2
JNC addr	Jump on Carry=0	2	2
JZ addr	Jump on A Zero	2	2
JNZ addr	Jump on A not Zero	2	2
JT0 addr	Jump on T0=1	2	2
JNT0 addr	Jump on T0=0	2	2
JT1 addr	Jump on T1=1	2	2
JNT1 addr	Jump on T1=0	2	2
JF0 addr	Jump on F0 Flag=1	2	2
JF1 addr	Jump on F1 Flag=1	2	2
JTF addr	Jump on Timer Flag=1, Clear Flag	2	2
JNIBF addr	Jump on IBF Flag=0	2	2
JOBF addr	Jump on OBF Flag=1	2	2
JBb addr	Jump on Accumulator Bit	2	2

Table 2. Register Decoding

CS	AO	RD	WR	REGISTER
0	0	0	1	READ DBBOUT
0	1	0	1	READ STATUS
0	0	1	0	WRITE DBBIN (DATA)
0	1	1	0	WRITE DBBIN (COMMAND)
1	X	X	X	NO ACTION




Figure 3. Status Register Format

APPLICATIONS

instructions. The UPI should make sure that OBF is reset before writing new data into DBBOUT to ensure that the master has read previous DBBOUT data. IBF should also be tested before reading DBBIN since DBBIN data is valid only when IBF is set. As was mentioned earlier, the UPI uses F₁ to differentiate between command and data contents in DBBIN when IBF is set. The UPI may also write the upper 4-bits of its accumulator to the upper 4-bits of the STATUS register. These bits are thus user definable.

The UPI can test the flags at any time during its internal program execution. It essentially "polls" the STATUS register for changes. If faster response is needed to master commands and data, the UPI's internal interrupt structure can be used. If IBF interrupts are enabled, a master write to DBBIN (either command or data) sets IBF which generates an internal CALL to location 03H in program memory. At this point, working register contents can be saved using bank switching, the accumulator saved in a spare working register, and the DBBIN register read and serviced. The interrupt logic for the IBF interrupt is shown in Figure 4. A few observations concerning this logic are appropriate. Note that if the master writes to DBBIN while the UPI is still servicing the last IBF interrupt (a RETR instruction has not been executed), the IBF Interrupt Pending line

is made high which causes a new CALL to 03H as soon as the first RETR is executed. No EN I (Enable Interrupt) instruction is needed to rearm the interrupt logic as is needed in an 8080 or 8085A system; the RETR performs this function. Also note that executing a DIS I to disable further IBF interrupts does not clear a pending interrupt. Only a CALL to location 03H or RESET clears a pending IBF interrupt.

Keeping in mind that the actual master/UPI protocol is dependent on the application, probably the best way to illustrate correct protocol is by example. Let's consider using the UPI as a simple parallel I/O device. (This is a trivial application but it embodies all of the important protocol considerations.) Since the UPI may be either interrupt or non-interrupt driven internally, both cases are considered.

Let's take the easiest configuration first; using the UPI PORT 1 as an 8-bit output port. From the UPI's point-of-view, this is an input-only application since all that is required is that the UPI input data from the master. Once the master writes data to the UPI, the UPI reads the DBBIN register and transfers the data to PORT 1. No testing for commands versus data is needed since the UPI "knows" it only performs one task—no commands are needed.




Figure 4. UPI-41A Interrupt Structure

Non-interrupt driven UPI software is shown in Figure 5A while Figure 5B shows interrupt based software. For Figure 5A, the UPI simply waits until it sees IBF go high indicating the master has written a data byte to DBBIN. The UPI then reads DBBIN, transfers it to PORT 1, and returns to waiting for the next data. For the interrupt-driven UPI, Figure 5B, once the EN-I instruction is executed, the UPI simply waits for the IBF interrupt before handling the data. The UPI could handle other tasks during this waiting time. When the master writes the data to DBBIN, an IBF interrupt is generated which performs a CALL to location 03H. At this point the UPI reads DBBIN (no testing of IBF is needed since an IBF interrupt implies that IBF is set), transfers the data to PORT 1, and executes an RETR which returns program flow to the main program.

Software for the master 8085A is included in Figure 5C. The only requirement for the master to output data to the UPI is that it check the UPI to be sure the previous data had been taken before writing new data. To accomplish this the master simply reads the STATUS register looking for IBF=0 before writing the next data.

```

: UPI INPUT ONLY EXAMPLE—PORT 1 USED AS OUTPUT PORT
: UPI POLLS IBF FOR DATA

RESET: JNIBF RESET      : WAIT ON IBF FOR INPUT
      IN  A,DBB         : INPUT THERE, SO READ IT
      OUTL P1,A         : TRANSFER DATA TO PORT 1
      JMP  RESET        : GO WAIT FOR NEXT DATA
    
```

Figure 5A. Single Output Port Example—Polling

```

: UPI INPUT ONLY EXAMPLE—PORT 1 USED AS OUTPUT PORT
: DATA INPUT IS INTERRUPT-DRIVEN ON IBF

RESET: EN  I           : ENABLE IBF INTERRUPTS
      JMP  RESET+1      : LOOP WAITING FOR INPUT
IBFINT: IN  A,DBB       : READ DATA FROM DBBIN
      OUTL P1,A         : TRANSFER DATA TO PORT 1
      RETR              : RETURN WITH RESTORE
    
```

Figure 5B. Single Output Port Example—Interrupt

```

: 8085 SOFTWARE FOR UPI INPUT-ONLY EXAMPLE
: DATA FOR OUTPUT IS PASSED IN REG. C

UPIOUT: IN  STATUS      : READ UPI STATUS
      ANI  IBF          : LOOK AT IBF
      JNZ  UPIOUT        : WAIT FOR IBF=0
      MOV  A,C           : GET DATA FROM C
      OUT  DBBIN         : OUTPUT DATA TO DBBIN
      RET                : DONE, RETURN
    
```

Figure 5C. 8085A Code for Single Output Port Example

Figure 6A illustrates the case where UPI PORT 2 is used as an 8-bit input port. This configuration is termed UPI output-only as the master does not write (input) to the UPI but simply reads either the STATUS or the DBBOUT registers. In this example only the OBF flag is used. OBF signals the master that the UPI has placed new port data in DBBOUT. The UPI loops testing OBF. When OBF is clear, the master has read the previous data and UPI then reads its input port (PORT 2) and places this data in DBBOUT. It then waits on OBF until the master reads DBBOUT before reading the input port again. When the master wishes to read the input port data, Figure 6B, it simply checks for OBF being set in the STATUS register before reading DBBOUT. While this technique illustrates proper protocol, it should be noted that it is not meant to be a good method of using the UPI as an input port since the master would never get the newest status of the port.

```

: UPI OUTPUT ONLY EXAMPLE—PORT 2 USED AS INPUT PORT
: PORT DATA IS AVAILABLE IN DBBOUT

RESET: JOBF RESET      : LOOP IF OBF=1 (DATA NOT READ)
      IN  A,P2         : DBBOUT CLEAR, READ PORT
      OUT  DBB,A        : TRANSFER PORT DATA TO DBBOUT
      JMP  RESET        : WAIT FOR MASTER TO READ DATA
    
```

Figure 6A. Single Input Port Example

```

: 8085 SOFTWARE FOR UPI OUTPUT—ONLY EXAMPLE
: INPUT DATA RETURNED IN REG. A

UPIIN: IN  STATUS      : READ UPI STATUS
      ANI  OBF          : LOOK AT OBF
      JZ   UPIIN        : WAIT UNTIL OBF=1
      IN  DBBOUT        : READ DBBOUT
      RET               : RETURN WITH DATA IN A
    
```

Figure 6B. 8085A Single Input Port Code

The above examples can easily be combined. Figure 7 shows UPI software to use PORT 1 as an output port simultaneously with PORT 2 as an input port. The program starts with the UPI checking IBF to see if the master has written data destined for the output port into DBBIN. If IBF is set, the UPI reads DBBIN and transfers the data to the output port (PORT 1). If IBF is not set or once the data is transferred to the output port if it was, OBF is tested. If OBF is reset (indicating the master has read DBBOUT), the input port (PORT 2) is read and transferred to DBBOUT. If OBF is set, the master has yet to read DBBOUT so the program just loops back to test IBF.

The master software is identical to the separate input/output examples; the master must test IBF

```

UPI INPUT/OUTPUT EXAMPLE—PORT 1 OUTPUT, PORT 2 INPUT
RESET: JNIBF OUT1      ; IF IBF=0, DO OUTPUT
      IN  A, DBB      ; IF IBF=1, READ DBBIN
      OUTL P1, A       ; TRANSFER DATA TO PORT 1
OUT1:  JOBFB RESET     ; IF OBF=1, GO TEST IBF
      IN  A, P2       ; IF OBF=0, READ PORT 2
      OUT DBB, A       ; TRANSFER PORT DATA TO DBBOUT
      JMP RESET        ; GO CHECK FOR INPUT

```

Figure 7. Combination Output/Input Port Example

and OBF before writing output port data into DBBIN or before reading input port from DBBOUT respectively.

In all of the three examples above, the UPI treats information from the master solely as data. There has been no need to check if DBBIN information is a command rather than data since the applications do not require commands. But what if both PORTs 1 and 2 were used as output ports? The UPI needs to know into which port to put the data. Let's use a command to select which port.

Recall that both commands and data pass through DBBIN. The state of the A₀ pin at the time of the write to DBBIN is used to distinguish commands from data. By convention, DBBIN writes with A₀=0 are for data, and those with A₀=1 are commands. When DBBIN is written into, F₁ (FLAG 1) is set to the state of A₀. The UPI tests F₁ to determine if the information in the DBBIN register is data or command.

For the case of two output ports, let's assume that the master selects the desired port with a command prior to writing the data. (We could just use F₁ as a port select but that would not illustrate the subtle differences between commands and data). Let's define the port select commands such that BIT 1=1 if the next data is for PORT 1 (Write PORT 1=0000 0010) and BIT 2=1 if the next data is for PORT 2 (Write PORT 2=0000 0100). (The number of the set bit selects the port.) Any other bits are ignored. This assignment is completely arbitrary; we could use any command structure, but this one has the advantage of being simple.

Note that the UPI must "remember" from DBBIN write to write which port has been selected. Let's use F₀ (FLAG 0) for this purpose. If a Write PORT 1 command is received, F₀ is reset. If the command is Write PORT 2, F₀ is set. When the UPI finds data in DBBIN, F₀ is interrogated and the data is loaded into the previously selected port. The UPI software is shown in Figure 8A.

```

UPI DUAL OUTPUT PORT EXAMPLE—BOTH PORT 1 AND 2 OUTPUTS
COMMAND SELECTS DESIRED PORT
WRITE PORT 1—0000 0010 (02H)
WRITE PORT 2—0000 0100 (04H)

FLAG 0 USED TO REMEMBER WHICH PORT WAS SELECTED
BY LAST COMMAND:

RESET: JNIBF RESET      ; WAIT FOR MASTER INPUT
      IN  A, DBB        ; READ INPUT
      JF1 CMD           ; IF F1=1, COMMAND INPUT
      JF0 PORT2         ; INPUT IS DATA, TEST F0
      OUTL P1, A        ; F0=0, SO OUTPUT TO PORT 1
      JMP RESET         ; WAIT FOR NEXT INPUT
PORT2: OUTL P2, A       ; F0=1, SO OUTPUT TO PORT 2
      JMP RESET         ; WAIT FOR NEXT INPUT
CMD:   JB1 PT1          ; TEST COMMAND BITS (BIT 1)
      JB2 PT2          ; TEST BIT 2
      JMP RESET         ; NEITHER BIT SET, WAIT FOR INPUT
PT1:   CLR F0           ; PORT 1 SELECTED, CLEAR F0
      JMP RESET         ; WAIT FOR INPUT
PT2:   CLR F0           ; PORT 2 SELECTED, SET F0
      CPL F0           ;
      JMP RESET         ; WAIT FOR INPUT

```

Figure 8A. Dual Output Port Example

Initially, the UPI simply waits until IBF is set indicating the master has written into DBBIN. Once IBF is set, DBBIN is read and F₁ is tested for a command. If F₁=1, the DBBIN byte is a command. Assuming a command, BIT 1 is tested to see if the command selected PORT 1. If so, F₀ is cleared and the program returns to wait for the data. If BIT 1=0, BIT 2 is tested. If BIT 2 is set, PORT 2 is selected so F₀ is set. The program then loops back waiting for the next master input. This input is the desired port data. If BIT 2 was not set, F₀ is not changed and no action is taken.

When IBF=1 is again detected, the input is again tested for command or data. Since it is necessarily data, DBBIN is read and F₀ is tested to determine which port was previously selected. The data is then output to that port, following which the program waits for the next input. Note that since F₀ still selects the previous port, the next input could be more data for that port. The port selection command could be thought of as a port select flip-flop control; once a selection is made, data may be repeatedly written to that port until the other port is selected. Master software, Figure 8B, simply must check IBF before writing either a command or data to DBBIN. Otherwise, the master software is straightforward.

For the sake of completeness, UPI software for implementing two input ports is given in Figure 9. This case is simpler than the dual output case since the UPI can assume that all writes to DBBIN are port selection commands so no command/data testing is required. Once the Port Read command is input, the selected port is read and the port data is placed in DBBOUT. Note that in this case F₀ is used as a UPI

error indicator. If the master happened to issue an invalid command (a command without either BIT 1 or 2 set), F_0 is set to notify the master that the UPI did not know how to interpret the command. F_0 is also set if the master commanded a port read before it had read DBBOUT from the previous command. The UPI simply tests OBF just prior to loading DBBOUT and if $OBF=1$, F_0 is set to indicate the error.

All of the above examples are, in themselves, rather trivial applications of the UPI although they could easily be incorporated as one of several tasks in a UPI handling multiple small tasks. We have covered them primarily to introduce the UPI concept and to illustrate some master/UPI protocol. Before moving on to more realistic UPI applications, let's discuss two UPI features that do not directly relate to the master/UPI protocol but greatly enhance the UPI's transfer capability.

In addition to the OBF and IBF bits in the STATUS register, these flags can also be made available directly on two port pins. These port pins can then be used as interrupt sources to the master. By executing an EN FLAGS instruction, PORT 2 pin 4 reflects the condition of OBF and PORT 2 pin 5 reflects the inverted condition of IBF (\overline{IBF}). These dedicated outputs can then be enabled or disabled via their respective port bit values; i.e., P_{24} reflects OBF as long as an instruction is executed which sets P_{24} (i.e. ORL $P_2, \#10H$). The same action applies to the \overline{IBF} output except P_{25} is used. Thus P_{24} may serve as a DATA AVAILABLE interrupt output. Likewise for P_{25} as a READY-TO-ACCEPT-DATA interrupt. This greatly simplifies interrupt-driven master-slave data transfers.

```

: 8085 SOFTWARE FOR DUAL OUTPUT PORT EXAMPLE
: THIS ROUTINE WRITES DATA IN REG. C TO PORT 1
: (SAME ROUTINE FOR PORT 2—JUST CHANGE COMMAND)

PORT1: IN    STATUS      ; READ UPI STATUS
        ANI    IBF        ; LOOK AT IBF
        JNZ    PORT1      ; WAIT UNTIL IBF=0
        MVI    A, 0000010B ; LOAD WRITE PORT1 CMD
        OUT    UPICMD      ; OUTPUT TO UPI COMMAND PORT

P1: IN    STATUS      ; READ UPI STATUS AGAIN
        ANI    IBF        ; LOOK AT IBF
        JNZ    P1         ; WAIT UNTIL COMMAND ACCEPTED
        MOV    A, C        ; GET DATA FROM C
        OUT    DBBIN       ; OUTPUT TO DBBIN
        RET                ; DONE, RETURN

```

Figure 8B. 8085A Dual Output Port Example Code

The UPI also supports a DMA transfer interface. If an EN DMA instruction is executed, PORT 2 pin 6 becomes a DMA Request (DRQ) output and P_{27} becomes a high impedance DMA Acknowledge

```

: UPI DUAL INPUT PORT EXAMPLE—BOTH PORT 1 AND 2 INPUTS
: COMMAND SELECTS WHICH PORT IS TO BE READ
: FLAG 0 USED AS ERROR FLAG

RESET: JNIBF RESET      ; WAIT FOR INPUT
        CLR    F0        ; CLEAR ERROR FLAG
        IN     A, DBB     ; READ INPUT (COMMAND)
        JB1    PT1       ; TEST BIT 1 (PORT 1)
        JB2    PT2       ; TEST BIT 2 (PORT 2)
ERROR: CPL    F0         ; ERROR—COMPLEMENT F0
        JMP    RESET      ; WAIT FOR INPUT
PT1: IN     A, P1         ; READ PORT 1
        JOBF   ERROR      ; TEST OBF BEFORE LOADING DBBOUT
        OUT    DBB, A     ; LOAD PORT 1 DATA INTO DBBOUT
        JMP    RESET      ; WAIT FOR INPUT
PT2: IN     A, P2         ; READ PORT 2
        JOBF   ERROR      ; TEST OBF BEFORE LOADING DBBOUT
        OUT    DBB, A     ; LOAD PORT 2 DATA INTO DBBOUT
        JMP    RESET      ; WAIT FOR INPUT

```

Figure 9. Dual Input Port Example

(\overline{DACK}) input. Any instruction which would normally set P_{26} now sets DRQ . DRQ is cleared when \overline{DACK} is low and either RD or WR is low. When \overline{DACK} is low, CS and $A0$ are forced low internally which allows data bus transfers between DBBOUT or \overline{DBBIN} to occur, depending upon whether WR or RD is true. Of course, the function requires the use of an external DMA controller.

Now that we have discussed the aspects of the UPI protocol and data transfer interfaces, let's move on to the actual applications.

EXAMPLE APPLICATIONS

Each of the following three sections presents the hardware and software details of a UPI application. Each application utilizes one of the protocols mentioned in the last section. The first example is a simple 8-digit LED display controller. This application requires only that the UPI perform input operations from the \overline{DBBIN} ; DBBOUT is not used. The reverse is true for the second application: a sensor matrix controller. The final application involves both DBBOUT and \overline{DBBIN} operations: a combination serial/parallel I/O device.

The core master processor system with which these applications were developed is the iSBC 80/30 single board computer. This board provides an especially convenient UPI environment since it contains a dedicated socket specifically interfaced for the UPI-41A. The 80/30 uses the 8085A as the master processor. The I/O and peripheral complement on the 80/30 include 12 vectored priority interrupts (8 on an 8259 Programmable Interrupt Controller and 4 on the 8085A itself), an 8253 Programmable Interval Timer supplying three 16-bit programmable timers (one is dedicated as a programmable baud rate generator), a high speed serial channel provided by a 8251 Programmable USART, and 24 parallel I/O

lines implemented with an 8255A Programmable Parallel Interface. The memory complement contains 16K bytes of RAM using 2117 16K bit Dynamic RAMs and the 8202 Dynamic RAM Controller, and up to 8K bytes of ROM/EPROM with sockets compatible with 2716, 2758, or 2332 devices. The 80/30's RAM uses a dual port architecture. That is, the memory can be considered a global system resource, accessible from the on-board 8085A as well as from remote CPUs and other devices via the MULTIBUS. The 80/30 contains MULTIBUS control logic which allows up to 16 80/30s or other bus masters to share the same system bus. (More detailed information on the iSBC 80/30 and other iSBC products may be found in the latest Intel *Systems Data Catalog*.)

A block diagram of the iSBC 80/30 is shown in Figure 10. Details of the UPI interface are shown in Figure 11. This interface decodes the UPI registers in the following format:

Register	Operations
Read STATUS	IN E5H
Write DBBIN (command)	OUT E5H
Read DBBOUT (data)	IN E4H
Write DBBIN (data)	OUT E4H

8-Digit Multiplexed LED Display

The traditional method of interfacing an LED display with a microprocessor is to use a data latch along with a BDC-to-7-segment decoder for each digit of the display. Thus two ICs, seven current limiting resistors, and about 45 connections are required for each digit. These requirements are, of course, multiplied by the total number of digits desired. The obvious disadvantages of this method are high parts count and high power dissipation since each digit is "ON" continuously. Instead, a scheme of time multiplexing the display can be used to decrease both parts count and power dissipation.

Display multiplexing basically involves connecting the same segment (a, b, c, d, e, f, or g) of each digit in parallel and driving the common digit element (anode or cathode) of each digit separately. This is shown schematically in Figure 12. The various digits of the display are not all on at once; rather, only one digit at a time is energized. As each digit is energized, the appropriate segments for that digit are turned on. Each digit is enabled in this way, in sequence, at a rate fast enough to ensure that each digit appears to be "ON" continuously. This implies that the display must be "refreshed" at periodic intervals to keep the digits flicker-free. If the CPU had to handle this task, it would have to suspend normal

processing, go update the display, and then return to its normal flow. This extra burden is ideally handled by a UPI. The master CPU could simply give characters to the UPI and let the UPI do the actual segment decoding, display multiplexing, and refreshing.

As an example of this technique, Figure 13 shows the UPI controlling an 8-digit LED display. All digit segments are connected in parallel and are driven through segment drivers by the UPI PORT 1. The lower 3 bits of PORT 2 are inputs to a 3-to-8 decoder which selects an individual digit through a digit driver. A fourth PORT 2 line is used as a decoder enable input. The remaining PORT 2 lines plus the TEST 0 and TEST 1 inputs are available for other tasks.

Internally, the UPI uses the counter/timer in the interval timer mode to define the interval between display refreshes. Once the timer is loaded with the desired interval and started, the UPI is free to handle other tasks. It is only when a timer overflow interrupt occurs that the UPI handles the short display multiplexing routine. The display multiplexing can be considered a background task which is entirely interrupt-driven. The amount of time spent multiplexing is such that there is ample time to handle a non-timer task in the UPI foreground. (We'll discuss this timing shortly.)

When a timer interrupt occurs, the UPI turns off all digits via the decoder enable. The next digit's segment contents are retrieved from the internal data memory and output via PORT 1 to the segment drivers. Finally, the next digit's location is placed on PORT 2 (P20-P22) and the decoder enabled. This displays the digit's segment information until the next interrupt. The timer is then restarted for the next interval. This process continues repeatedly for each digit in sequence.

As a prelude to discussing the UPI software, let's examine the internal data memory structure used in this application, Figure 14. This application requires only 14 of the 64 total data memory locations. The top eight locations are dedicated to the Display Map; one location for each digit. These locations contain the segment and decimal point information for each character. Just how characters are loaded into this section of memory is covered shortly. Register R7 of Register Bank 1 is used as the temporary Accumulator store during the interrupt service routines. Register R3 stores the digit number of the next digit to be displayed. R2 is a temporary storage register for characters during input routine. R0 is




Figure 10. iSBC 80/30 Block Diagram

the offset pointer pointing to the Display Map location of the next digit. That makes 12 locations so far. The remaining two locations are the two stack locations required to store the return address plus status during the timer and input interrupt service routines. The remaining unused locations, all of Register Bank 0, 14 bytes of stack, 4 in Register Bank 1, and 24 general purpose RAM locations, are all available for use by any foreground task.

The UPI software consists of only three short routines. One, INIT, is used strictly during initialization. DISPLA is the multiplexing routine called at a timer interrupt. INPUT is the character input handler called at an IBF interrupt. The flow

charts for these routines are shown in Figures 14A through 14C.

INIT initializes the UPI by simply turning off all segment and digit drivers, filling the Display Map with blank characters, loading and starting the timer, and enabling both timer and IBF interrupts. Although the flow chart shows the program looping at this point, it is here that the code for any foreground task is inserted. The only restrictions on this foreground task are that it not use I/O lines dedicated to the display and that it not require dedicated use of the timer. It could share the timer if precautions are taken to ensure that the display will still be refreshed at the required interval.

APPLICATIONS




Figure 11. UPI Interface on iSBC 80/30




Figure 12. LED Multiplexing

APPLICATIONS




Figure 13. UPI Controlled 8-Digit LED Display




Figure 14. LED Display Controller Data Memory Allocation

Figure 14A. INIT Routine Flow




Figure 14B. INPUT Routine Flow

The INPUT routine handles the character input. It is called when an IBF interrupt occurs. After the usual swapping of register banks and saving of the accumulator, DBBIN is read and stored in register R2. DBBIN contains the Display Data Word. The format for this word, Figure 15, has two fields: Digit Select and Character Select. The Digit Select field selects the digit number into which the character from the Character Select field is placed. Notice that the character set is not limited strictly to numerics, some alphanumeric capability is provided. Once DBBIN is read, the offset for the selected digit is computed and placed in the Display Map Pointer R0. Next the segment information for the selected character is found through a look-up table starting in page 3 of the program memory. This segment information is then stored at the location pointed at by the Display Map Pointer. If the Character Select field specified a decimal point, the segment corresponding to the decimal point is ANDed into the present segment information for that digit. After the accumulator is restored, execution is returned to the main program.

The DISPLA routine simply implements the multiplexing actions described earlier. It is called whenever a timer interrupt occurs. After saving pre-




Figure 14C. DISPLA Routine Flow

interrupt status by switching register banks and storing the Accumulator, all digit drivers are turned off. The Display Map Pointer is then updated using the Current Digit Register to point at that digit's segment information in the Display Map. This information is output to PORT 1; the segment drivers. The number of the current digit, R3, is then sent to the digit select decoder and the decoder is enabled. This turns on the current digit. The digit counter is incremented and tested to see if all eight digits have been refreshed. If so, the digit counter is reset to zero. If not, nothing is done. Finally, the timer is loaded and restarted, the Accumulator is restored, and the routine returns execution to the main program. Thus DISPLA refreshes one digit each time it is CALLED by the timer interrupt. The digit remains on until the next time DISPLA is executed.

The UPI software listing is included as Appendix A1. Appendix A2 shows the 8085A test routine used




Figure 15. LED Display Controller Display Data Word Format

to display the contents of a display buffer on the display. The 8085A software takes care of the display digit numbering. Since the application is input-only for the UPI, the only protocol required is that the master must test IBF before writing a Display Data Word into DBBIN.

On the iSBK 80/30, the UPI frequency is at 5.5296 MHz. To obtain a flicker-free display, the whole display must be refreshed at a rate of 50 Hz or greater.

If we assume a 50 Hz refresh rate and an 8-digit display, this means the DISPLA routine must be CALLED 50X8 or 400 times/sec. This transfers, using the timer interval of 87 μ s at 5.5296 MHz, to a timer count of 227. (Recall from the UPI-41A *User's Manual* that the timer is an "8-bit up-counter".) Hence the TIME equate of 227D in the UPI listing. Obviously, different frequency sources or display lengths would require that this equate be modified.

With the UPI running at 5.5296 MHz, the instruction cycle time is 2.713 μ s. The DISPLA routine requires 28 instruction cycles, therefore, the routine executes in 76 μ s. Since DISPLA is CALLED 400 times/sec, the total time spent refreshing the display during one second is then 30 ms or 3% of the total UPI time. This leaves 97.0% for any foreground tasks that could be added.

While the basic UPI software is useful just as it stands, there are several enhancements that could be incorporated depending on the application. Auto-incrementing of the digit location could be added to the input routine to alleviate the need for the master to keep track of digit numbers. This could be (optionally) either right-handed or left-handed entry a la TI or HP calculators. The character set could be easily modified by simply changing the lookup table. The display could be expanded to 16 digits at the expense of one additional PORT 2 digit select line, the replacement of the 3-to-8 decoder with a 4-to-16 decoder, and 8 more Display Map locations.

Now let's move on to a slightly more complex application that is UPI output-only—a sensor matrix controller.

Sensor Matrix Controller

Quite often a microprocessor system is called upon to read the status of a large number of simple SPST switches or sensors. This is especially true in a process or industrial control environment. Alarm systems are also good examples of systems with a large sensor population. If the number of sensors is small, it might be reasonable to dedicate a single input port pin for each sensor. However, as the number of sensors increase, this technique becomes very wasteful. A better arrangement is to configure the sensors in a matrix organization like that shown in Figure 16. This arrangement of 16 sensors requires only 4 input and 4 output lines; half the number needed if dedicated inputs were used. The line saving becomes even more substantial as the number of sensors increases.

In Figure 16, the basic operation of the matrix involves scanning individual row select lines in sequence while reading the column return lines. The state of any particular sensor can then be determined by decoding the row and column information. The typical configuration pulls up the column return lines and the selected row is held low. Deselected rows are held high. Thus a return line remains high for an open sensor on the selected row and is pulled low for a closed sensor. Diode isolation is used to prevent a phantom closure which would occur when a sensor is closed on a selected row and there are two or more closures on a deselected row. Germanium diodes are used to provide greater noise margin at the return line input.




Figure 16. 4x4 Sensor Matrix




Figure 17. 128 Sensor Matrix Controller

If the main processor was required to control such a matrix it would periodically have to output at the row port and then read the column return port. The processor would need to maintain in memory a map of the previous state of the matrix. A comparison of the new return information to the old information would then be made to determine whether a sensor change had occurred. Any changes would be processed as needed. A row counter and matrix map pointer also require maintenance each scan. Since in most applications sensors change very slowly compared to most processing actions, the processor probably would scan the rows only periodically with other tasks being processed between scans.

Rather than require the processor to handle the rather mundane tasks of scanning, comparing, and decoding the matrix, why not use a dedicated processor? The UPI is perfect.

Figure 17 shows a UPI configuration for controlling up to 128 sensors arranged in a 16x8 matrix. The 4-to-16 line decoder is used as the row selector to save port pins and provides the expansion to 128 sensors over the maximum of 64 sensors if the port had been used directly. It also helps increase the port drive capability. The column return lines go directly into PORT 1. Features of this design include complete matrix management. As the UPI scans the matrix it compares its present status to the previous scan. If any change is detected, the location of the change is decoded and loaded, along with the sensor's present state, into DBBOUT. This byte is called a Change Word. The Master processor has only to read one byte to determine the status and coordinate of a changed sensor. If the master had not read a previous Change Word in DBBOUT (OBF=1) before a new sensor change is detected, the new Change

Word is loaded into an internal FIFO. This FIFO buffers up to 40 changes before it fills. The status of the FIFO and OBF is made available to the master either by polling the UPI STATUS register, Figure 18A, or as interrupt sources on port pins P24 and P25 respectively, Figure 17. The FIFO NOT EMPTY pin and bit are true as long as there are changes not yet read in the FIFO. As long as the FIFO is not empty, the UPI monitors OBF and loads new Change Words from the FIFO into DBBOUT. Thus, the UPI provides complete FIFO management.




Figure 18A. Sensor Matrix Status Register Format




Figure 18B. Sensor Matrix Change Word Format

Internally, the matrix scanning software is programmed to run as a foreground task. This allows the timer/counter to be used by any background task although the hardware configuration leaves only 2 inputs (TEST 0 and TEST 1) plus 2 I/O port pins available. Also, to add a background task, the FIFO would have to be made smaller to accommodate the needed register and data memory space. (It would be possible however to turn the table here and make the scanning software timer/counter interrupt-driven where the timer times the scan interval.)

The data memory organization for this application is shown in Figure 19. The upper 16 bytes form the Matrix Map and store the sensor states from the previous scan; one bit for each sensor. The Change Word FIFO occupies the next 40 locations. (The top and bottom addresses of this FIFO are treated as equate variables in the program so that the FIFO size may easily be changed to accommodate the register needs of other tasks.) Register R0 serves as a pointer into the matrix map area for comparisons

and updates of the sensor status. R1 is a general FIFO pointer. The FIFO is implemented as a circular buffer with In and Out pointer registers which are stored in R4 and R5 respectively. These registers are moved into FIFO pointer R1 for actual transfers into or out of the FIFO. R2 is the Row Select Counter. It stores the number of the row being scanned.




Figure 19. Sensor Matrix Data Memory Map

Register R3 is the Column Counter. This counter is normally set to 00H; however, when a change is detected somewhere in a particular row, it is used to inspect each sensor status bit individually for a change. When a changed counter sensor bit is found, the Row Select Counter and Column Counter are combined to give the sensor's matrix coordinate. This coordinate is temporarily stored in the Change Word Store, register R6. Register R7 is the Compare Result. As each row is scanned, the return information is Exclusive-OR'd with the return information from the previous scan of that row. The result of this operation is stored in R7. If R7 is zero, there have been no changes on that row. A non-zero result indicates at least one changed sensor.

The basic program operation is shown in the flow chart of Figure 20. At RESET, the software initializes the working registers, the ports, and clears the STATUS register. To get a starting point from which to perform the sensor comparisons, the current status of the matrix is read and stored in the Matrix Map. At this point, the UPI begins looking for changed sensors starting with the first row.




Figure 20. Sensor Matrix Controller Flow Chart

Before delving further into the flow, let's pause to describe the general format of the operation. The UPI scans the matrix one row at a time. If no changes are detected on a particular row, the UPI simply moves to the next row after checking the status of DBBOUT and the FIFO. If a change is detected, the UPI must check each bit (sensor) within the row to determine the actual sensor location. (More than one sensor on the scanned row could have changed.) Rather than test all 8 bits of the row before checking the DBBOUT and FIFO status again, the UPI performs the status check in between each of the bit tests. This ensures the fastest response to the master reading previous Change Words from DBBOUT and the FIFO.

With this general overview in mind, let's go first thru the flow chart assuming we are scanning a row where no changes have occurred. Starting at the Scan-and-Compare section, the UPI first checks if the entire matrix has been scanned. If it has, the various pointers are reset. If not, the address of the next row is placed on PORTs 20 thru 23. This selects the desired row. The state of the row is then read on PORT 1; the column return lines. This present state is compared to the previous state by retrieving the previous state from the matrix map and performing an Exclusive-OR with the present state. Since we are assuming that no change has occurred, the result is zero. No coordinate decoding is needed and the flow branches to the FIFO-DBBOUT Management section.

The FIFO-DBBOUT Management section simply maintains the FIFO and loads DBBOUT whenever Change Words are present in the FIFO and DBBOUT is clear (OBF=0). The section first tests if the FIFO is full. (If we assume our “no-change” row is the first row scanned, the FIFO obviously would not be full.) If it is, the UPI waits until OBF=0, at which point the next Change Word is retrieved from the FIFO and placed in DBBOUT. This “unfills” the FIFO making room for more Change Words. At this point, the Column Counter, R₃, is checked. For rows with no changes, the Column Counter is always zero so the test simply falls through. (We cover the case for changes shortly.) Now the FIFO is tested for being empty. If it is, there is no sense in any further tests so the flow simply goes back up to scan the next row. If the FIFO is not empty, DBBOUT is tested again through OBF. If a Change Word is in DBBOUT waiting for the master to read it, nothing can be done and the flow likewise branches up for the next row. However, if the DBBOUT is free and remembering that the previous test showed that the FIFO was not empty, DBBOUT is loaded with the next Change Word and the last two conditional tests repeat.

Now let's assume the next row contains several changed sensors. Like before, the row is selected, the return lines read, and the sensor status compared to the previous scan. Since changes have occurred, the Exclusive-OR result is now non-zero. Any 1's in the result reflect the positions of the changed sensors. This non-zero result is stored in the Compare Result register, R7. At this point, the Column Counter is preset to 8. To determine the changed sensors' locations, the Compare Result register is shifted bit-by-bit to the left while decrementing the Column Counter. After each shift, BIT 7 of the result is tested. If it is a one, a changed sensor has been found. The Column Counter then reflected the sensor's matrix column position while the Scan Row Select register holds its row position. These registers are then combined in R6, the Change Word Store, to form the sensor's matrix coordinate section of the Change Word. The 8th bit of the Change Word Store is coded with the sensor's present state (Figure 18). This byte forms the complete Change Word. It is loaded into the next available FIFO position. If BIT 7 of the Compare Result had been zero, that particular sensor had not changed and the coordinate decoding is not performed.

In between each shift, test, and coordinate encode (if necessary), the FIFO-DBBOUT Management is performed. It is the Column Counter test within this section that routes the flow back up to the Change Word Encoding section if the entire Compare Result (row) has not been shifted and tested.

The FIFO is implemented as a circular buffer with IN and OUT pointers (R4 and R5 respectively). The operations of the FIFO is best understood using an example, Figure 21. This series of figures show how the FIFO, DBBOUT, and OBF interact as changes are detected and Change Words are read by the master. The letters correspond to sequential Change Words being loaded into the FIFO. Note that the figures show only a 4x8 FIFO however, the principles are the same in the 40x8 FIFO.

Figure 21A shows the condition where no Change Words have been loaded into the FIFO or DBBOUT. In Figure 21B a change, "A", has been detected, decoded, and loaded into the FIFO at the location equal to the value of the FIFO-IN pointer. The FIFO-OUT pointer is reset to the bottom of the FIFO since it had reached the FIFO top. Now that a Change Word is in the FIFO, OBF is checked to see if DBBOUT is empty. Because OBF=0, DBBOUT is empty and the Change Word is loaded from the FIFO location pointed at by the FIFO-OUT pointer. This is shown in Figure 21C. Loading DBBOUT automatically sets OBF. OBF remains set until the

master reads DBBOUT. Figures 21D and 21E show two more Change Words loaded into the FIFO. In Figure 21F the first Change Word is finally read by the master resetting OBF. This allows the next Change Word to be loaded into DBBOUT. Note that each time the FIFO is loaded, the FIFO-IN pointer increments. Each time DBBOUT is read the FIFO-OUT pointer increments unless there are no more Change Words in the FIFO. Both pointers wrap-around to the bottom once they reach the FIFO top. The remaining figures show more Change Words being loaded into the FIFO. When the entire FIFO fills and DBBOUT can not be loaded (OBF=1), scanning stops until the master reads DBBOUT making room for more Change Words.

As was mentioned earlier, two interrupt outputs to the master are available: Change Word Ready (P25, OBF) and FIFO NOT EMPTY (P24). The Change Word Ready interrupt simply reflects OBF and is handled automatically by the UPI since an EN FLAGS instruction is executed during initialization. The FIFO NOT EMPTY interrupt is generated and cleared as appropriate, each pass through the FIFO management code.

No debouncing is provided although it could be added. Rather, the scan time is left as an equate variable so that it could be varied to account for both debounce time and expected sensor change rates. The minimum scan time for this application is 2msec when using a 6MHz clock. Since the matrix controller is coded as a foreground task, scan time simply uses a software delay loop.

The UPI software is included as Appendix B1. Appendix B2 is 8085A test software which builds a Change Word buffer starting at BUFSRT. This software simply polls the STATUS register looking for Change Word Ready to go true. DBBOUT is then read and loaded into the buffer. Now let's move on to an application which combines both the foreground and background concepts.

Combination I/O Device

The final UPI application was designed especially to add additional serial and parallel I/O ports to the iSBC 80/30. This UPI simulates a full-duplex UART (Universal Asynchronous Receiver/Transmitter) combined with an 8-bit parallel I/O port. Features of the UART include: software selectable baud rates (110, 300, 600, or 1200 baud), double buffering for both the transmitter and receiver, and receiver testing for false start bit, framing, and overrun errors. For parallel I/O, one 8-bit port is programmable for either input or output. The output port is statically latched and the input port is sampled.

APPLICATIONS




Figure 21A-J. FIFO Operation Example

Figure 22 shows the interface of this combination I/O device to the dedicated UPI socket on the ISBC 80/30. The only external requirement is a 76.8 kHz source which serves as the baud rate standard. The internal baud rates are generated as multiples of this external clock. This clock is obtained from one of the 8253 counters. Otherwise, an RS-232 driver and receiver already available for UPI use in serial I/O applications. Sockets are also provided for termination of the parallel port.




Figure 22. Combination I/O Device

There are three commands for this application. Their format is shown in Figure 23. The CONFIGURE command specifies the serial baud rate and the parallel I/O direction. Normally this command is issued once during system initialization. The I/O command causes a parallel I/O operation to be performed. If the parallel port direction is out, the UPI expects the data byte immediately following an I/O command to be data for the output port. If the port is in the input direction, an I/O command causes the port to be read and the data placed in DBBOUT. The RESET ERROR command resets the serial receiver error bits in the STATUS register.




Figure 23. Combination I/O Command Format

The STATUS register format is shown in Figure 24. Looking at each bit, BIT 0 (OBF) is the DATA AVAILABLE flag. It is set whenever the UPI places data into DBBOUT. Since the data may come from

either the receiver or the parallel input port, the F0 and F1 flags (BITS 2 and 3) code the source. Thus, when the master finds OBF set, it must decode F0 and F1 to determine the source.




Figure 24. STATUS Register Format

BIT 1 (IBF) functions as a busy bit. When IBF is set, no writes to DBBIN are allowed. BIT 5 is the TxINT (Transmitter Interrupt) bit. It is asserted whenever the transmitter buffer register is empty. The master uses this bit to determine when the transmitter is ready to accept a data character.

BITS 6 and 7 are receiver error flags. The framing error flag, BIT 6, is set whenever a character is received with an invalid stop bit. BIT 7, overrun error, is set if a character is received before the master has read a previous character. If an overrun occurs, the previous character is overwritten and lost. Once an error occurs, the error flag remains set until reset by a RESET ERROR command. A set error flag does not inhibit receiver operation however.

Figure 25 shows the port pin definition for this application. PORT 1 is the parallel I/O port. The UART uses PORT 2 and the Test inputs. P20 is the transmitter data out pin. It is set for a mark and reset for a space. P23 is a transmitter interrupt output. This pin has the same timing as the TxINT bit in the STATUS register. It is normally used in interrupt-driven systems to interrupt the master processor when the transmitter is ready to accept a new data character.

The OBF flag is brought out on P24 as a master interrupt when data is available in DBBOUT. P26 is a diagnostic pin which pulses at four times the selected baud rate. (More about this pin later.) The receiver data input uses the TEST 0 input. One of the PORT 2 pins could have been used, however, the

PORT PIN DEFINITION		
PORT	BIT	FUNCTION
T0	1	0-7 PARALLEL I/O
	2	0 Tx DATA
	3	NOT USED
T1	2	NOT USED
	3	Tx INTERRUPT
	4	0BF INTERRUPT
	5	NOT USED
	6	NOT USED (TICK SAMPLE)
T2	7	NOT USED
		Rx DATA
EXTERNAL CLOCK (76.8 KHz)		

Figure 25. Combination I/O Port Definition

software can test the TEST 0 in one instruction without first reading a port.

The TEST 1 input is the baud rate external source. The UART divides this input to determine the timing needed for the selected baud rate. The input is a non-synchronous 76.8 kHz source.

Internally, when the CONFIGURE command is received and the selected baud rate is determined, the internal timer/counter is loaded with a baud rate constant and started in the event counter mode. Timer/counter interrupts are then enabled. The baud rate constant is selected to provide a counter interrupt at four times the desired baud rate. At each interrupt, both the transmitter and receiver are handled. Between interrupts, any new commands and data are recognized and executed.

As a prelude to discussing the flow charts, Figure 26 shows the register definition. Register Bank 0 serves the UART receiver and parallel I/O while Register Bank 1 handles the UART transmitter and commands. Looking at RB0 first, R3 is the receiver status register, RxSTS. Reflected in the bits of this register is the current receiver status in sequential order. Figure 27 shows this bit definition. BIT 0 is the Rx flag. It is set whenever a possible start bit is received. BIT 1 signifies that the start bit is good and character construction should begin with the next received bit. BIT 1 is the Good Start flag. BIT 2 is the Byte Finished flag. When all data bits of a character are received, this flag is set. When all the bits, data and stop bits are received, the assembled character is loaded into the holding register (R4 in Figure 27) BIT 3, the Data Ready flag, is set. The foreground routine which looks for commands and data continuously, looks at this bit to determine when the receiver has received a character. BITS 4 and 5 signify any error conditions for a particular character.

63	USER RAM (NOT USED)	
32		
31	AC TEMP. STORE	R7
30	COMMAND STORE	R6
29	Tx STATUS — TxSTS	R5
28	Tx BUFFER	R4
27	Tx SERIALIZER	R3
26	Tx TICK COUNTER	R2
25	BAUD RATE CONSTANT	R1
24	NOT USED	R0
23	STACK (ONE LEVEL USED)	
8		
7	STATUS STORE	R7
6	Rx DESERIALIZER	R6
5	Rx TICK COUNTER	R5
4	Rx HOLDING	R4
3	Rx STATUS—RxSTS	R3
2	NOT USED	R2
1	NOT USED	R1
0	NOT USED	R0

Figure 26. Combination I/O Register Map




Figure 27. RxSTS Register

The parallel I/O port software uses BITS 6 and 7. BIT 6 codes the I/O direction specified by the last CONFIGURE command. BIT 7 is set whenever an I/O command is received. The foreground routine tests this bit to determine when an I/O operation has been requested by the master.

As was mentioned, R₄ is the receiver holding register. Assembled characters are held in this register until the foreground routine finds DBBOUT free, at which time the data is transferred from R₄ to DBBOUT. R₅ is the receiver tick counter. Recall that counter interrupts occur at four times the baud rate. Therefore, once a start bit is found, the receiver only needs to look at the data every four interrupts or tick counts. R₅ holds the current tick count.

R6 is the receiver de-serializing register. Data characters are assembled in this register. R6 is preset to 80H when a good start bit is received. As each bit is

sampled every four timer ticks, they are rotated into the leftmost bit of R6. The software knows the character assembly is complete when the original preset bit rotates into the carry.

An image of the upper 4 bits of the STATUS register is stored in R7. These bits are the TxINT, Framing and Overrun bits. This image is needed since the UPI may load the upper 4 STATUS register bits from its accumulator; however, it cannot read STATUS directly.

In Register Bank 1 (Figure 26), R1 holds the baud rate constant which is found from decoding the baud rate select bits of the CONFIGURE command. The counter is reloaded with this constant every timer tick. Like the receiver, the transmitter only needs to update the transmitter output every four ticks. R2 holds the transmitter tick count. The value of R2 determines which portion of the data is being transmitted; start bit, data bits, or stop bit. The transmit serializer is R3. R3 holds the data character as each character bit is transmitted.

R4 is the transmitter holding register. It provides the double buffering for the transmitter. While transmitting one character, it is possible to load the next character into R4 via DBBIN. The TxINT bit in STATUS and pin on PORT 2 reflect the "fullness" of R4. If the holding register is empty, the interrupt bit and pin are set. They are reset when the master writes a new data byte for the transmitter into DBBIN. The transmitter status register (TxSTS) is R5. Like RxSTS, TxSTS contains flag bits which indicate the current state of the transmitter. This flag bit format is shown in Figure 28.

TxSTS BIT 0 is the Tx flag. It is set whenever the transmitter is transmitting a character. It is set from the beginning of the start bit until the end of the stop bit. BIT 1 is the Tx request flag. This bit is set by the foreground routine when it transfers a new character from DBBIN to the Tx holding register, R4. The transmitter software uses this flag to tell if new data is available. It is reset when the transmitter transfers the character from the holding register to the serializer.




Figure 28. TxSTS Register

BIT 2 is the pipelined Tx data bit. The transmitter uses a pipelining technique which sets up the next output level in BIT 2 after processing the current timer tick. The output level is always changed at the same point after a timer tick interrupt. This technique ensures that no bit timing distortion results from different length processing paths through the receiver and transmitter routines.

BIT 3 of TxSTS is the Start Bit flag. It is set by the transmitter when the start bit space is set up in the pipelined data bit. This allows the transmitter to differentiate between the start bit and the data bits on following timer ticks.

The flow charts for this application are shown in Figures 29A-F. At reset, the INIT routine is executed which initializes the registers and port pins. After initialization, IBF and OBF are tested in MNLOOP. These flags are tested continually in this loop. If IBF is set, F1 is tested for command or data and execution is transferred to the appropriate routine (CMD or DATA). If IBF=0, OBF is checked. If OBF=0 (DBBOUT is free), the Rx data ready and I/O flags in RxSTS are tested. If Rx data ready is set, the received data is retrieved from the Rx holding register and transferred to DBBOUT. Any error flags associated with that data are also transferred to STATUS. If the I/O flag is set and the I/O direction is input, PORT 1 is read and the data transferred to DBBOUT. In either case, F0 and F1 are set to indicate the data source.

If IBF is set by a command write to DBBIN, CMD reads the command and decodes the desired operation. If an I/O operation is specified, the I/O flag is set to indicate to the MNLOOP and DATA routines that an I/O operation is to be performed. If the command is a CONFIGURE command, the constant for the selected baud rate is loaded into both Baud Rate Constant register and the timer/counter. The timer/counter is started in the event counter mode and timer/counter interrupts are enabled. In addition, the I/O port is initialized to all 1's if the I/O direction bit specifies an input port. If the command is a RESET ERROR command, the two error flags in STATUS are cleared.

If the IBF flag is set by a data write, the DATA routine reads DBBIN and places the data in the appropriate place. If the I/O flag is set, the data is for the output port so the port is loaded. If the I/O flag is reset, the data is for the UART transmitter. Data for the transmitter resets the TxINT bit and pin plus sets the Tx request flag in TxSTS. The data is transferred to the Tx holding register, R4.




Figure 29A. INIT Flow Chart

Once a CONFIGURE command is received and the counter started, timer/counter interrupts start occurring at four times the selected baud rate. These interrupts cause a vector to the TIMINT routine, Figure 29D. A 76.8 kHz counter input provides a 13.02 μ s counter resolution. Since it requires several UPL instruction cycles to reload the counter, the counter is set to two counts less than the desired baud rate and the counter is reloaded in TIMINT synchronous with the second low-going transition after the interrupt. Once the counter is reloaded, an output port (P26) is toggled to give an external indi-

cation of internal counter interval. This is a helpful diagnostic feature. After the tick sample output, the pipelined transmitter data in TxSTS is output to the Tx pin. Although this occurs every timer tick, the pipelined data is changed only every fourth tick.

The receiver is now handled, Figure 29E. The Rx flag in RxSTS is examined to see if the receiver is currently in the process of receiving a character. If it is not, the Rx input is tested for a space condition which might indicate a possible start bit. If the input is a mark, no start bit is possible and execution

APPLICATIONS




Figure 29B. CMD Flow Chart

branches to the transmitter flow, XMIT. If the input is a space, the Rx flag is set before proceeding with XMIT.

If the Rx flag is found set when entering RCV, the receiver is in the process of receiving a character. If so, the start bit flag is then tested to determine if a good start bit was received. The Rx tick counter is initialized to 4 and the Rx deserializer is set to 80H. A mark indicates a bad start bit; the Rx flag is reset to abort the reception.

If the start bit flag is set, the program is somewhere in the middle of the received character. Since the data should be sampled every fourth timer tick, the tick counter is decremented and tested for zero. If non-zero no sample is needed and execution continues with XMIT. If zero, the tick counter is reset to four. Now the byte finished flag is tested to determine if the data sample is a data or stop bit. If reset, the sample is a data bit. The sample is done and the new bit rotated into the Rx deserializer. If this rotate




Figure 29C. Data Flow Chart




Figure 29D. TIMINT Flow Chart

sets the carry, that data bit was the last so the byte finished flag is set. If the carry is reset, the data bit is not the last so execution simply continues with XMIT.

Had the byte finished flag been set, this sample is for the stop bit. The RxD input is tested and if a space, the framing error flag is set. Otherwise, it is reset. Next, the Rx data ready flag is tested. If it is set, the master has not read the previous character so the overrun error flag is set. Then the Rx data ready flag is set and the received data character is transferred into the Rx holding register. The Rx, start bit, and byte finished flags are reset to get ready for the next character.

Execution of the transmitter routine, XMIT, follows the receiver, Figure 29F. The transmitter starts by checking the start bit flag in TxSTS. Recall that the actual transmit data is output at the beginning of the timer routine. The start bit flag indicates whether the current timer tick interrupt started the start bit. If it is set, the pipelined data output earlier in the routine was the start of the start bit so the flag is reset and the Tx tick counter is initialized. Nothing else is done this timer tick so the routine returns to the foreground.

If the start bit flag is reset, the Tx tick counter is incremented and tested. The test is performed modulo 4. If the counter mod 4 is not zero, it has not been four ticks since the transmitter was handled last so the routine simply returns. If the counter mod 4 is zero, it is time to handle the transmitter and the Tx flag is tested.

The Tx flag indicates whether the transmitter is active. If the transmitter is inactive, no character is currently being transmitted so the Tx request flag is tested to see if a new character is waiting in the Tx buffer. If no character is waiting (Tx request flag=0), the Tx interrupt pin and bit are set before returning to the foreground. If there is a character waiting, it is retrieved from the buffer and placed in the Tx serializer. The Tx request flag is reset while the Tx and start bit flags are set. A space is placed in the Tx pipelined data bit so a start bit will be output on the next tick. Since the Tx buffer is now empty, the Tx interrupt bit and pin are set to indicate the availability of the buffer to the master. The routine then returns to the foreground.

If the tick counter mod 4 is zero and the Tx flag indicates the transmitter is in the middle of a character, the tick counter is checked to see what transmitter operation is needed. If the counter is 28H (40D), all data bits plus the stop bits are complete. The character is therefore done and the Tx flag is reset. If the counter is 24H (36D), the data bits are complete and the next output should be a mark for the stop bit so a mark is loaded into the Tx pipelined data bit.

If neither of the above conditions are met for the counter, the transmitter is some place in the data field, so the next data bit is rotated out of the Tx serializer into the pipelined data bit. The next tick outputs this bit.

At this point the program execution is returned to the foreground.

That completes the discussion of the combination I/O device flow charts. The UPI software listing is shown in Appendix C1. Appendix C2 is example 8085A driver software.

Several observations concerning the drivers are appropriate. Notice that since the receiver and input port of the UPI use the OBF flag and interrupt output, the interrupt and flag are cleared when the master reads DBBOUT. This is not true for the transmitter. There is always some time after a master write of new transmitter data before the transmitter bit and pin are cleared. Thus in an interrupt-driven system, edge-sensitive interrupts should be




Figure 29E. RCV Flow Chart

used. For polled-systems, the software must wait after writing new data for IBF=0 before re-examining the Tx interrupt flag in STATUS.

Notice that this application uses none of the user data memory above Register Bank 1 and only 361 bytes of program memory. This leaves the door open for many improvements. Improvements that come to mind are increased buffering of the transmit or received data, modem control pins, and parallel port handshaking inputs.

This completes our discussion of specific UPI applications. Before concluding, let's look briefly at two debug techniques used during the development of

these applications that you might find useful in your own designs.

DEBUG TECHNIQUES

Since the UPI is essentially a single-chip microcomputer, the classical data, address, and control buses are not available to the outside world during normal operation. This fact normally makes debugging a UPI design difficult; however, certain "tricks" can be included in the UPI software to ease this task.

If a UPI is handling multiple tasks, it is usually easier to code and debug each task individually. This is fairly standard procedure. Since each task usually utilizes only a subset of the total number of I/O pins,




Figure 29F. XMIT Flow Chart

coding only one task leaves some I/O pins free. Port output instructions can then be added in the task code being debugged which toggle these unused pins to determine which section of task code is being executed at any particular time. The task can also be made to "wait" at various points by using an extra pin as an input and adding code to loop until a particular input condition is met.

One example of using an extra pin as an output is included in the combination serial/parallel device code. During initial development the receiver was not receiving characters correctly. Since this could be caused by incorrect sampling, three lines of code were added to toggle BIT 6 of PORT 2 at each tick of the sample clock. This code is at lines 184 and 185 of the listing. Thus by looking at the location of the tick

sample pulse with respect to the received bit, the UPI sampling interval can be observed. The tick sample time was incorrect and the code was modified accordingly. Similar techniques could be applied at other locations in the program.

The EPROM version of the UPI (8741A) also contains another feature to aid in debug: the capability to single step thru a program. The user may step thru the program instruction-by-instruction. The address of the next instruction to be fetched is available on PORT 1 and the lower 2 bits of PORT 2. Figure 30 shows the timing used in the discussion below. When the single step input, SS, is brought low, the internal processor responds by stopping during the fetch portion of the next instruction. This action is acknowledged by the processor raising the SYNC




Figure 30. Single Step Timing

output. The address of the instruction to be fetched is then placed on the port pins. This state may be held indefinitely. To step to the next instruction, \overline{SS} is raised high, which causes SYNC to go low, which is then used to return \overline{SS} low. This allows the processor to advance to the next instruction. If \overline{SS} is left high, the processor continues to execute at normal speed until \overline{SS} goes low.

To preserve port functionality, port data is valid while SYNC is low. Figure 31 shows the external circuitry required to implement single step while preserving port functionality. S₁ is the RUN/STOP switch. When in the RUN position, the 7474 is held preset so SS is high and the UPI executes normally. When switched to STOP, the preset is removed and

the next low-going transition of SYNC causes the 7474 to clear, lowering \overline{SS} . While sync is low, the port data is valid and the current instruction is executing. Low SYNC is also used to enable the tri-state buffers when the ports are used as inputs. When execution is complete, SYNC goes high. This transition latches the valid port data in the 74LS374s. SYNC going high also signifies that the address of the next instruction will appear on the port pins. This state can be held indefinitely with the address data displayed on the LEDs.

When the S_2 is depressed, the 7474 is set which causes \overline{SS} to go high. This allows the processor to fetch and execute the instruction whose address was displayed. SYNC going low during execution, clears




Figure 31. Single Step External Circuitry

APPLICATIONS

the 7474 lowering \overline{SS} . Thus the processor again stops when execution is complete and the next fetch is started.

All UPI functions continue to operate while single stepping (the processor is actually executing NOPs internally while stopped). Both IBF and timer/counter interrupts can be serviced. The only change is that the interval timer is prescaled on single stepped instructions and, of course, will not indicate the correct intervals in real time. The total number of instruction which would have been executed during a given interval is the same however.

The single step circuitry can be used to step through a complete program; however, this might be a time-consuming job if the program is long or if only a portion is to be examined. The circuitry could easily be modified to incorporate the output toggling technique to determine when to run and stop. If you would like to step thru a particular section of code,

an extra port pin could replace switch S₁. Extra instructions would then be added to lower the port when entering the code section and raise the port when exiting the section. The program would then stop when that section of code is reached allowing it to be stepped through. At the end of the section, the program would execute at normal speed.

CONCLUSION

Well, that's it. Machine readable (floppy disk or paper tape) source listings of UPI software for these applications are available in Insite, the Intel library of user-donated programs. Also available in Insite are the source listings for some of Intel's pre-programmed UPI products.

For information about Insite, write to:

Insite
Intel Corp.
3065 Bowers Ave.
Santa Clara, Ca 95051

APPENDIX A

an extra port pin could replace switch S1. Extra instructions would then be added to lower the port when entering the code section and raise the port when exiting the section. The program would then stop when that section of code is reached allowing it to be stepped through. At the end of the section, the program would execute at normal speed.

CONCLUSION

Well, that's it. Machine readable (floppy disk or paper tape) source listings of UPI software for these applications are available in Intel's Intel library of user-donated programs. Also available in Intel's are the source listings for some of Intel's pre-programmed UPI products.

For information about Intel, write to:

Intel
Intel Corp.
3065 Bowers Ave.
Santa Clara, Ca 95051

APPENDIX A

the 7474 lowering S2. Thus the processor again stops when execution is complete and the next fetch is started.

All UPI functions continue to operate while single stepping (the processor is actually executing NOPs internally while stopped). Both IBF and timer counter interrupts can be serviced. The only change is that the interval timer is prescaled on single stepped instructions and, of course, will not indicate the correct intervals in real time. The total number of instructions which would have been executed during a given interval is the same however.

The single step circuitry can be used to step through a complete program; however, this might be a time-consuming job if the program is long or if only a portion is to be examined. The circuitry could easily be modified to incorporate the output logging technique to determine when to run and stop. If you would like to step thru a particular section of code,

APPLICATIONS

F1:ASM4B :F3:LED PRINT(:LP:) NOOBJECT

3 PAGE

101011 MCS-48/UPI-41 MACRO ASSEMBLER, V3.0

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0

PAGE 1

SOURCE STATEMENT

TIME

LOC OBJ

LINE

SOURCE STATEMENT

```

1 $MOD41A
2 *****
3 * UPI-41A 8-DIGIT LED DISPLAY CONTROLLER *
4 *****
5
6
7
8 ; THIS PROGRAM USES THE UPI-41A AS A LED DISPLAY CONTROLLER
9 ; WHICH SCANS AND REFRESHES EIGHT SEVEN-SEGMENT LED DISPLAYS.
10 ; THE CHARACTERS ARE DEFINED BY INPUT FROM A MASTER CPU IN THE
11 ; FORM OF ONE EIGHT BIT WORD PER DIGIT-CHARACTER SELECTION.
12
13
14
15 ; *****
16 ;
17 ; REGISTER DEFINITIONS:
18 ; REGISTER
19 ; -----
20 ; R0 DISPLAY MAP POINTER NOT USED
21 ; R1 NOT USED NOT USED
22 ; R2 DATA WORD AND CHARACTER STORAGE NOT USED
23 ; R3 DIGIT COUNTER NOT USED
24 ; R4 NOT USED NOT USED
25 ; R5 NOT USED NOT USED
26 ; R6 NOT USED NOT USED
27 ; R7 ACCUMULATOR STORAGE NOT USED
28 ; *****
29 ;
30 ; PORT PIN DEFINITIONS:
31 ; PIN PORT 1 FUNCTION PORT 2 FUNCTION
32 ; ---
33 ; P0-7 SEGMENT DRIVER CONTROL DIGIT DRIVER CONTROL
34 ;
35 $EJECT

```

APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0

PAGE 2

77 2550000 (4.1111111 00.000000 00.000000)

```

LOC  OBJ      LINE      SOURCE STATEMENT
36 ; *****
37 ; DISPLAY DATA WORD BIT DEFINITION:
38 ;      BIT      FUNCTION
39 ;      ---      -----
40 ;      0-4      CHARACTER SELECT
41 ;      5-7      DIGIT SELECT
42 ; *****
43 ; CHARACTER SELECT:
44 ;      D4 D3 D2 D1 D0 CHARACTER
45 ;      0 0 0 0 0 0
46 ;      0 0 0 0 1 1
47 ;      0 0 0 1 0 2
48 ;      0 0 0 1 1 3
49 ;      0 0 1 0 0 4
50 ;      0 0 1 0 1 5
51 ;      0 0 1 1 0 6
52 ;      0 0 1 1 1 7
53 ;      0 1 0 0 0 8
54 ;      0 1 0 0 1 9
55 ;      0 1 0 1 0 A
56 ;      0 1 0 1 1 B
57 ;      0 1 1 0 0 C
58 ;      0 1 1 0 1 D
59 ;      0 1 1 1 0 E
60 ;      0 1 1 1 1 F
61 ;      1 0 0 0 0 G
62 ;      1 0 0 0 1 H
63 ;      1 0 0 1 0 I
64 ;      1 0 0 1 1 J
65 ;      1 0 1 0 0 K
66 ;      1 0 1 0 1 L
67 ;      1 0 1 1 0 M
68 ;      1 0 1 1 1 N
69 ;      1 1 0 0 0 O
70 ;      1 1 0 0 1 P
71 ;      1 1 0 1 0 Q
72 ;      1 1 0 1 1 R
73 ;      1 1 1 0 0 S
74 ;      1 1 1 0 1 T
75 ;      1 1 1 1 0 U
76 ;      1 1 1 1 1 "BLANK"
77 ;
78 ; DIGIT SELECT:
79 ;      D7 D6 D5 DIGIT NUMBER
80 ;      0 0 0 1
81 ;      0 0 1 2
82 ;      0 1 0 3
83 ;      0 1 1 4
84 ;      1 0 0 5
85 ;      1 0 1 6
86 ;      1 1 0 7
87 ;      1 1 1 8
88 ; *****
89 ; $EJECT

```

APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0

3 PAGE 3

0 CV 0000000000000000 10-19-78-200 11-21-81

LOC	OBJ	LINE	SOURCE STATEMENT	THIRSTATE	SCRUOE	SMIJ	1-20	30
		90	*****					
		91	EQUATES TUDR VAL#B10					
		92	THE FOLLOWING CODE DESIGNATES "TIME" AS A VARIABLE. THIS					
		93	ADJUSTS THE AMOUNT OF CYCLES THE TIMER COUNTS BEFORE					
		94	A TIMER INTERRUPT OCCURS AND REFRESHES THE DISPLAY. APPROXIMATELY					
		95	50 TIMES PER SECOND.					
FFFF		96	TIME EQU 03VAL-0FH NOT; TIMER VALUE 2.5MSEC 3.330 01 I NAME RTD100N. 441					
		97	*****					
		98	***** INTERRUPT BRANCHING. JUMP TO A SET DMA TRSR SI: 441					
		99	THIS PORTION OF MEMORY IS DEDICATED FOR USE OF RESET AND					
		100	INTERRUPT BRANCHING WHEN THE INTERRUPTS ARE ENABLED THE					
		101	CODE AT THE FOLLOWING DESIGNATED SPOTS ARE EXECUTED WHEN A					
		102	RESET OR A INTERRUPT OCCURS.					
0000		103	ORG JUMP 0					
0000 0409		104	JMP START TO TSC OT ; RESET					
0002 00		105	NOP					
0003 0436		106	JMP JMB1 INPUT; RETCARNO; IBF INTERRUPT					
0005 00		107	NOVAI NOP HSD OT RTD100N TUDR					
0006 00		108	NOVAI NOP A OT BUJAW RTD100N TUDR					
0007 041D		109	JMP BHE DISPLA 010 OT TUDR TIMER INTERRUPT A 04					
		110	*****					
		111	TUDR TRAJ INITIALIZATION					
		112	THE FOLLOWING CODE SETS UP THE UPI-41 AND DISPLAY HARDWARE					
		113	INTO OPERATIONAL FORMAT. THE DISPLAY IS TURNED OFF, THE DISPLAY					
		114	MAP IS FILLED WITH "BLANK" CHARACTERS, THE TIMER SET AND THE					
		115	INTERRUPTS ARE ENABLED.					
		116	*****					
0009 D5		117	START: SEL RBI					
000A 8A0B		118	ORL P2, #0BH					
000C 863B		119	MOV R0, #3BH					
000E 23FF		120	BLKMAP: MOV A, #0FFH					
0010 A0		121	MOV @R0, A					
0011 18		122	INC R0					
0012 F8		123	MOV A, R0					
0013 B20E		124	JB5 BLKMAP					
0015 B800		125	MOV R3, #00H					
0017 23F1		126	MOV A, #TIME					
0019 62		127	MOV T, A					
001A 55		128	STRT T					
001B 25		129	EN TCNTI					
001C 05		130	EN I					
		131	*****					
		132	***** USER PROGRAM					
		133	A USERS PROGRAM WOULD INITIALIZE AT THIS POINT. THE FOLLOWING					
		134	CODE IS UND CONCLUDED WITH					
		135	SYNC CHARACTERS (0AAH). A CHECKSUM BYTE IMMEDIATELY PRECEEDS THE					
		136	FINAL SYNC. WHEN READING, THE CONTROLLE					
		137	*EJECT					

LOC	OBJ	LINE	SOURCE STATEMENT	SYMBOLS	VALUES	LOC	OBJ
138			*****				
139			DISPLA: SEL RB1				
140			THIS PORTION OF THIS PROGRAM IS AN INTERRUPT ROUTINE WHICH IS				
141			ACTED UPON WHEN THE TIMER COUNT IS COMPLETED. THE ROUTINE UPDATES				
142			ONE DISPLAY DIGIT FROM THE DISPLAY MAP PER INTERRUPT SEQUENTIALLY.				
143			THUS EIGHT TIMER INTERRUPTS WILL HAVE REFRESHED THE ENTIRE DISPLAY.				
144			REGISTER BANK 1 IS SELECTED AND THE ACCUMULATOR IS SAVED UPON				
145			ENTERING THE ROUTINE. ONCE THE DISPLAY HAS BEEN REFRESHED THE TIMER				
146			IS RESET AND THE ACCUMULATOR AND PRE-INTERRUPT REGISTER BANK IS RESTORED.				
147			*****				
001D D5		148	DISPLA: SEL RB1				
001E AF		149	MOV R7, A				
001F BA08		150	ORL P2, #08H				
0021 FB		151	MOV A, R3				
0022 4338		152	ORL A, #38H				
0024 AB		153	MOV R0, A				
0025 F0		154	MOV A, R0				
0026 39		155	OUTL P1, A				
0027 FB		156	MOV A, R3				
0028 3A		157	OUTL P2, A				
0029 1B		158	INC R3				
002A D307		159	XRL A, #07H				
002C 9630		160	JNZ SETIME				
002E BB00		161	MOV R3, #00H				
0030 23F1		162	SETIME: MOV A, #TIMET				
0032 62		163	MOV T, A				
0033 55		164	STRT T				
0034 FF		165	MOV A, R7				
0035 93		166	RETR				
167			*****				
168			\$EJECT				

APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0

PAGE 5

```

LOC      OBJ      LINE      SOURCE STATEMENT
169 ; *****
170 ; *****
171 ; ***** INPUT CHARACTER AND DIGIT ROUTINE *****
172 ; THIS PORTION OF THE PROGRAM IS AN INTERRUPT ROUTINE WHICH
173 ; IS ACTED UPON WHEN THE IBF BIT IS SET. THE ROUTINE GETS THE
174 ; DISPLAY DATA WORD FROM THE DBB AND DEFINES BOTH THE DIGIT AND
175 ; THE CHARACTER TO BE DISPLAYED. THIS IS DONE BY MEANS OF A
176 ; CHARACTER LOOP-UP TABLE AND A DISPLAY MAP FOR DIGIT AND CHARACTER
177 ; LOCATION. SPECIAL CONSIDERATION IS TAKEN FOR A DECIMAL POINT WHICH IS
178 ; SIMPLY ADDED TO THE EXISTING CHARACTER IN THE DISPLAY MAP. REGISTER
179 ; BANK 1 IS SELECTED AND THE ACCUMULATOR IS SAVED UPON ENTERING
180 ; THE ROUTINE. ONCE THE DATA WORD HAS BEEN FULLY DEFINED THE ACCUMULATOR
181 ; AND THE PRE-INTERRUPT REGISTER BANK IS RESTORED.
182 ; *****
0036 D5 183 INPUT:  SEL      R81      ; REGISTER BANK 1
0037 AF 184        MOV      R7,A      ; SAVE ACCUMULATOR
0038 22 185        IN       A,DBB     ; GET DATA
0039 AA 186        MOV      R2,A      ; SAVE DATA WORD
003A 47 187        SHAP      A        ; DEFINE DIGIT LOCATION
003B 77 188        RR        A        ;
003C 5307 189        ANL      A,#07H    ;
003E 4338 190        ORL      A,#3BH    ;
0040 A8 191        MOV      R0,A      ; DIGIT LOCATION IN DIGIT POSITION
0041 FA 192        MOV      A,R2      ; SAVED DATA WORD TO ACCUMULATOR
0042 531F 193        ANL      A,#1FH    ; DEFINE CHARACTER LOOK-UP-TABLE LOC.
0044 E3 194        MOVDP3  A,#A      ; GET CHARACTER
0045 AA 195        MOV      R2,A      ; SAVE CHARACTER
0046 D37F 196        XRL      A,#7FH    ; IS CHARACTER DECIMAL POINT?
0048 C64E 197        JZ        DPOINT   ;
004A FA 198        MOV      A,R2      ; SAVED CHARACTER TO ACCUMULATOR
004B A0 199        MOV      @R0,A      ; CHARACTER TO DISPLAY MAP
004C 0451 200        JMP      RETURN    ;
004E FA 201 DPOINT: MOV      A,R2      ; SAVED CHARACTER TO ACCUMULATOR
004F 50 202        ANL      A,#0      ; "AND" WITH OLD CHARACTER
0050 A0 203        MOV      @R0,A      ; BACK TO DISPLAY MAP
0051 FF 204 RETURN: MOV      A,R7      ; RESTORE ACCUMULATOR
0052 93 205        RETR      ;
206 ; *****
207 $EJECT

```

APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0

PAGE 6

G 5V .330E388A ORCWM 12-19/88-BOM 11-1181

LOC	OBJ	LINE	SOURCE STATEMENT	THIRSTATE SOURCE	THIRJ	OBJ	LOC
		208	*****				
		209	LOOK-UP TABLE				
		210	THIS LOOK-UP TABLE ORIGINATES IN PAGE 3 OF THE UPI-41 PROGRAM				
		211	MEMORY. IT IS USED TO DEFINE THE CORRECT LEVEL OF EACH SEGMENT				
		212	AND DECIMAL POINT FOR A SELECTED CHARACTER FROM THE INPUT ROUTINE				
		213	INVERSE LOGIC IS USED BECAUSE OF THE SPECIFIC DRIVER CIRCUITRY				
		214	A 1 ON A GIVEN SEGMENT MEANS IT IS OFF AND A 0 MEANS IT IS ON				
		215	*****SEGMENTS*****				
0300		217	ORG 300H	DP 6 F E D C B			
0300	CO	218	CH0: DB 0C0H	1 0 0 0 0 0 0 0			
0301	F9	219	CH1: DB 0F9H	1 1 1 1 0 0 0 0			
0302	A4	220	CH2: DB 0A4H	1 0 1 0 0 0 0 0			
0303	B0	221	CH3: DB 0B0H	1 0 1 0 0 0 0 0			
0304	99	222	CH4: DB 99H	0 0 1 1 0 0 0 1			
0305	92	223	CH5: DB 92H	0 0 1 0 0 0 1 0			
0306	B2	224	CH6: DB 82H	0 0 0 0 0 0 0 0			
0307	F8	225	CH7: DB 0F8H	1 1 1 1 0 0 0 0			
0308	B0	226	CH8: DB 80H	0 0 0 0 0 0 0 0			
0309	98	227	CH9: DB 98H	1 0 0 1 1 0 0 0			
030A	B8	228	CHA: DB 88H	1 0 0 0 1 0 0 0			
030B	B3	229	CHB: DB 83H	1 0 0 0 0 0 0 1			
030C	C6	230	CHC: DB 0C6H	1 0 0 0 0 1 1 0			
030D	A1	231	CHD: DB 0A1H	0 1 0 0 0 0 0 1			
030E	8A	232	CHE: DB 86H	0 0 0 0 0 1 1 0			
030F	8E	233	CHF: DB 8EH	0 0 0 1 1 1 1 0			
0310	7F	234	CHDP: DB 7FH	0 0 1 1 1 1 1 1			
0311	C2	235	CHG: DB 0C2H	1 1 0 0 0 0 1 0			
0312	89	236	CHH: DB 89H	1 0 0 0 1 0 0 0			
0313	FB	237	CHI: DB 0FBH	1 1 1 1 1 0 1 1			
0314	E1	238	CHJ: DB 0E1H	1 1 1 0 0 0 0 1			
0315	C7	239	CHL: DB 0C7H	1 1 0 0 0 0 1 1			
0316	AB	240	CHN: DB 0ABH	0 1 0 1 0 0 1 1			
0317	A3	241	CHO: DB 0A3H	0 1 0 0 0 0 1 1			
0318	8C	242	CHP: DB 8CH	0 1 0 0 1 0 0 0			
0319	AF	243	CHR: DB 0AFH	0 1 0 1 1 1 1 1			
031A	87	244	CHT: DB 87H	1 0 0 0 0 1 1 1			
031B	C1	245	CHU: DB 0C1H	1 1 0 0 0 0 0 0			
031C	91	246	CHY: DB 91H	1 0 0 1 0 0 0 1			
031D	BF	247	CHDASH: DB 0BFH	1 0 1 1 1 1 1 1			
031E	FD	248	CHAPDS: DB 0FDH	1 1 1 1 1 1 0 1			
031F	FF	249	BLANK: DB 0FFH	1 1 1 1 1 1 1 1			
250		*****					
251		END					

USER SYMBOLS

BLANK	031F	BLKMAP	000E	CH0	0300	CH1	0301	CH2	0302	CH3	0303	CH4	0304	CH5	0305
CH6	0306	CH7	0307	CH8	0308	CH9	0309	CHA	030A	CHAPDS	031E	CHB	030B	CHC	030C
CHD	030D	CHDASH	031D	CHDP	0310	CHE	030E	CHF	030F	CHG	0311	CHH	0312	CHI	0313
CHJ	0314	CHL	0315	CHN	0316	CHO	0317	CHP	0318	CHR	0319	CHT	031A	CHU	031B
CHY	031C	DISPLA	001D	DPPOINT	004E	INPUT	0036	RETURN	0051	SETIME	0030	START	0009	TIME	FFF1

ASSEMBLY COMPLETE, NO ERRORS

APPLICATIONS

ISIS-II MCS-4B/UPI-41 MACRO ASSEMBLER, V3.0

PAGE 2

ISIS-II MCS-4B/UPI-41 MACRO ASSEMBLER, V3.0

```

LOC  OBJ  LINE  SOURCE STATEMENT
41 ; *****
42 ;
43 ; CHANGE WORD BIT DEFINITION:
44 ;
45 ;          BIT          FUNCTION
46 ;          *****
47 ;          DO-6       SENSOR COORDINATE
48 ;          D7         SENSOR STATUS
49 ;
50 ; *****
51 ; *****
52 ; STATUS REGISTER BIT DEFINITION:
53 ; *****
54 ;          BIT          FUNCTION
55 ;          *****
56 ;          D0         OBF
57 ;          D1-3       IBF, FO, FI (NOT USED)
58 ;          D4         FIFO NOT EMPTY
59 ;          D5-7       USED, DEFINED, (NOT USED)
60 ; *****
61 ; *****
62 ;          EQUATES
63 ; *****
64 ; *****
65 ; THE FOLLOWING CODE DESIGNATES THREE VARIABLES, SCANTM, FIF0BA
66 ; AND FIF0TA. SCANTM ADJUSTS THE LENGTH OF A DELAY BETWEEN
67 ; SCANNING SWITCH. THIS SIMULATES DEBOUNCE FUNCTIONS. FIF0BA
68 ; IS THE BOTTOM ADDRESS OF THE FIFO. FIF0TA IS THE TOP ADDRESS
69 ; OF THE FIFO. THIS MAKES IT POSSIBLE TO HAVE A FIFO 3 TO 40
70 ; BYTES IN LENGTH.
71 ; *****
72 ; *****
73 ; *****
74 SCANTM EQU 0FH          ; SCAN TIME ADJUST
75 FIF0BA EQU 0BH          ; FIFO BOTTOM ADDRESS
76 FIF0TA EQU 2FH          ; FIFO TOP ADDRESS
77 ROW SELECT OUTPUTS
78 $EJECT

```

000F
000B
002F

APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0

PAGE 3

LOC	OBJ	LINE	SOURCE STATEMENT	LINE	LOC
		79	*****	117	
		80		118	
		81	INITIALIZATION	119	
		82		120	
		83	THE PROGRAM STARTS AT THE FOLLOWING CODE UPON RESET. WITHIN	121	
		84	THIS INITIALIZATION SECTION THE REGISTERS THAT MAINTAIN THE MATRIX	122	
		85	MAP, FIFO AND ROW SCANNING ARE SET UP. PORT 1 IS SET HIGH FOR USE	123	
		86	AS AN INPUT PORT FOR THE COLUMN STATUS. BIT 4 OF STATUS REGISTER IS	124	
		87	WRITTEN TO CONVEY A FIFO EMPTY CONDITION. THE INITIAL COLUMN STATUS	125	
		88	OF ALL THE ROWS IN THE SENSOR MATRIX IS THEN READ INTO THE MATRIX	126	
		89	MAP. ONCE THE MATRIX MAP IS FILLED THE OBF INTERRUPT (PORT 2-4) IS	127	
		90	ENABLED.	128	
		91		129	
		92	*****	130	
		93		131	
0000		94	DRG 0	132	
0000 BB3F		95	INITMX MOV R0, #3FH	133	
0002 BA0F		96	MOV R2, #0FH	134	
0004 BC08		97	MOV R4, #FIFOBA	135	
0006 BD2F		98	MOV R5, #FIFOTA	136	
0008 B9FF		99	ORL P1, #OFFH	137	
000A 2300		100	MOV A, #00H	138	
000C 90		101	MOV STS, A	139	
000D FA		102	FILLMX MOV A, R2	140	
000E 3A		103	OUTL P2, A	141	
000F 09		104	IN A, P1	142	
0010 A0		105	MOV ERO, A	143	
0011 FA		106	MOV A, R2	144	
0012 C618		107	JZ OBFINT	145	
0014 CB		108	DEC R0	146	
0015 CA		109	DEC R2	147	
0016 040D		110	JMP FILLMX	148	
0018 BA10		111	OBFINT MOV R2, #10H	149	
001A 3A		112	MOV A, R2	150	
001B 3A		113	OUTL P2, A	151	
001C F5		114	EN FLAGS	152	
		115		153	
		116	EJECT	154	

LOC	OBJ	LINE	SOURCE STATEMENT	TIME	LOC	OBJ
		117	*****			
		118	*****			
		119	SCAN AND COMPARE			
		120				
		121	THE FOLLOWING CODE IS THE SCAN AND COMPARE SECTION OF THE PROGRAM.			
		122	UPON ENTERING THIS SECTION A CHECK IS MADE TO SEE IF THE ENTIRE MATRIX			
		123	HAS BEEN SCANNED. IF SO THE REGISTERS THAT MAINTAIN THE MATRIX MAP AND ROW			
		124	SCANNING ARE RESET TO THE BEGINNING OF THE SENSOR MATRIX. IF THE ENTIRE			
		125	MATRIX HASNT BEEN SCANNED THE REGISTERS INCREMENT TO SCAN THE NEXT ROW.			
		126	FROM THIS POINT ON THE ROW SCAN SELECT REGISTER IS USED FOR TWO FUNCTIONS.			
		127	BITS 0-3 FOR SCANNING AND BITS 4 AND 5 FOR THE EXTERNAL INTERRUPTS. THUSLY			
		128	ALL USAGE OF THE REGISTERS IS DONE BY LOGICALLY MASKING IT SO AS TO ONLY			
		129	AFFECT THE FUNCTION DESIRED. ONCE THE REGISTERS ARE RESET, ONE ROW OF THE			
		130	SENSOR MATRIX IS SCANNED. A DELAY IS EXECUTED TO ADJUST FOR SCAN TIME			
		131	(DEBOUNCE). A BYTE OF COLUMN STATUS IS THEN READ INTO THE MATRIX MAP.			
		132	AT THE TIME THE NEW COLUMN STATUS IS COMPARED TO THE OLD. THE RESULT IS			
		133	STORED IN THE COMPARE REGISTER. THE PROGRAM IS THEN ROUTED ACCORDING TO			
		134	WHETHER OR NOT A CHANGE WAS DETECTED.			
		135	*****			
		136	*****			
		137				
001D	FA	138	ADJREG: MOV A,R2 ;SCAN ROW SELECT TO ACCUMULATOR			
001E	530F	139	ANL A,#0FH ;CHECK FOR 0 SCAN VALUE ONLY,NOT INTERRUPT			
0020	C626	140	JZ RSETRG ;IF 0 RESET REGISTERS			
0022	CB	141	DEC R0 ;DECREMENT MATRIX MAP POINTER			
0023	CA	142	DEC R2 ;DECREMENT SCAN ROW SELECT			
0024	042C	143	JMP SCANMX ;SCAN MATRIX			
0026	B83F	144	RSETRG: MOV R0,#3FH ;RESET MATRIX MAP POINTER REGISTER, TOP ADDRESS			
0028	FA	145	MOV A,R2 ;SCAN ROW SELECT TO ACCUMULATOR			
0029	430F	146	ORL A,#0FH ;RESET SCAN ROW SELECT,NO INTERRUPT CHANGE			
002B	AA	147	MOV R2,A ;SCAN ROW SELECT REGISTER			
002C	FA	148	SCANMX: MOV A,R2 ;SCAN ROW SELECT TO ACCUMULATOR			
002D	3A	149	OUTL P2,A ;OUTPUT SCAN ROW SELECT TO PORT 2			
002E	B80F	150	MOV R3,#SCANTM ;SET DELAY FOR OUTPUT SCAN TIME			
0030	EB30	151	DELAY2: DJNZ R3,DELAY2 ;DELAY			
0032	09	152	IN A,P1 ;INPUT COLUMN STATUS FROM PORT 1 TO ACCUMULATOR			
0033	20	153	XCH A,R0 ;STORE NEW COLUMN STATUS SAVE OLD IN ACCUMULATOR			
0034	D0	154	XRL A,R0 ;COMPARE OLD WITH NEW COLUMN STATUS			
0035	AF	155	MOV R7,A ;SAVE COMPARE RESULT IN COMPARE REGISTER			
0036	C669	156	JZ CHFFUL ;IF THE SAME, CHECK IF FIFO IS FULL			
		157				
		158	*EJECT			

APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 PAGE 5

LOC	OBJ	LINE	SOURCE STATEMENT	THEMATA SOURCE	SMI	LD	COL
159	*****						
160							
161			CHANGE WORD ENCODING				
162							
163			THE FOLLOWING CODE IS THE CHANGE WORD ENCODING SECTION. THIS				
164			SECTION IS ONLY EXECUTED IF A CHANGE WAS DETECTED. THE COLUMN COUNTER				
165			IS SET AND DECREMENTED TO DESIGNATE EACH OF THE 8 COLUMNS. THE COMPARE				
166			REGISTER IS LOOKED AT ONE BIT AT A TIME TO FIND THE EXACT LOCATION OF				
167			THE CHANGE(S). WHEN A CHANGE IS FOUND IT IS ENCODED BY GIVING IT A				
168			COORDINATE FOR ITS LOCATION. THIS IS DONE BY COMBINING THE PRESENT VALUE				
169			IN THE ROW SCAN SELECT REGISTER AND THE COLUMN COUNTER. THE ACTUAL STATUS				
170			OF THAT SENSOR IS ESTABLISHED BY LOOKING AT THE CORRESPONDING BYTE IN				
171			THE MATRIX MAP. THIS STATUS IS COMBINED WITH THE COORDINATE TO ESTABLISH				
172			THE CHANGE WORD. THE CHANGE WORD IS THEN STORED IN THE CHANGE WORD REGISTER				
173							
174	*****						
175							
003B	BB0B	176	MOV R3, 0B0H ; SET COLUMN COUNTER REGISTER TO 8			3F	0000
003A	CB	177	RRLOOK DEC R3 ; DECREMENT COLUMN COUNTER			9A	0000
003B	F0	178	MOV A, 0 ; COLUMN STATUS TO ACCUMULATOR			3F	0000
003C	77	179	RR A ; ROTATE COLUMN STATUS RIGHT			1A	0000
003D	A0	180	MOV R0, A ; ROTATED COLUMN STATUS BACK TO MATRIX MAP			015A	0000
003E	FF	181	WRITE R0, R7 ; COMPARE REGISTER VALUE TO ACCUMULATOR			0F	0000
003F	77	182	RR A ; ROTATE COMPARE VALUE RIGHT			05AB	0000
0040	AF	183	MOV R7, A ; ROTATED COMPARE VALUE TO COMPARE REGISTER			AB	0000
0041	F245	184	JNB R7, ENCODE ; TEST BIT 7 IF CHANGE DETECTED ENCODE CHANGE WORD				
0043	0469	185	JMP CHFFUL ; IF NO CHANGE IS DETECTED CHECK FOR FIFO FULL				
0045	FA	186	ENCOD ; SCAN ROW SELECT TO ACCUMULATOR 0000XXXX			7855	0000
0046	330F	187	ANL R0, R7 ; ROTATE ONLY SCAN VALUE			00	1000
004B	E7	188	RL A ; ROTATE LEFT			75000XXXXX	0000
0049	E7	189	RL A ; ROTATE LEFT			0000XXXXXX	00
004A	E7	190	RL A ; ROTATE LEFT			10XXXXXXX0	0000
004B	4B	191	ORL A, R3 ; ESTABLISH MATRIX COORDINATE			50XXXXXXX	0000
004C	AE	192	OR A, R0 ; (OR) COLUMN COUNTER VALUE WITH ACCUMULATOR			3F	0000
004D	F0	193	MOV A, 0 ; SAVE COORDINANT IN CHANGE WORD REGISTER			00	0000
004E	53B0	194	ANL A, 0 ; COLUMN STATUS FROM MATRIX MAP TO ACCUMULATOR			3F	0000
0050	AE	195	ORL A, R6 ; OR ALL BITS BUT BIT 7			00AB	0000
0051	AE	196	ORL A, R6 ; (OR) SENSOR STATUS WITH COORDINATE FOR COMPLETED CHANGE WORD				
		197	MOV R6, A ; SAVE CHANGE WORD			00	1000
		198	RR R6 ; ROTATE RIGHT			7800	0000
		199	RR R6 ; ROTATE RIGHT			7800	0000
		200	RR R6 ; ROTATE RIGHT			7800	0000
		201	RR R6 ; ROTATE RIGHT			7800	0000
		202	RR R6 ; ROTATE RIGHT			7800	0000
		203	RR R6 ; ROTATE RIGHT			7800	0000
		204	RR R6 ; ROTATE RIGHT			7800	0000
		205	RR R6 ; ROTATE RIGHT			7800	0000
		206	RR R6 ; ROTATE RIGHT			7800	0000
		207	RR R6 ; ROTATE RIGHT			7800	0000
		208	RR R6 ; ROTATE RIGHT			7800	0000
		209	RR R6 ; ROTATE RIGHT			7800	0000
		210	RR R6 ; ROTATE RIGHT			7800	0000
		211	RR R6 ; ROTATE RIGHT			7800	0000
		212	RR R6 ; ROTATE RIGHT			7800	0000
		213	RR R6 ; ROTATE RIGHT			7800	0000
		214	RR R6 ; ROTATE RIGHT			7800	0000
		215	RR R6 ; ROTATE RIGHT			7800	0000
		216	RR R6 ; ROTATE RIGHT			7800	0000
		217	RR R6 ; ROTATE RIGHT			7800	0000
		218	RR R6 ; ROTATE RIGHT			7800	0000
		219	RR R6 ; ROTATE RIGHT			7800	0000
		220	RR R6 ; ROTATE RIGHT			7800	0000
		221	RR R6 ; ROTATE RIGHT			7800	0000
		222	RR R6 ; ROTATE RIGHT			7800	0000
		223	RR R6 ; ROTATE RIGHT				

APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3.0 6 0 CV

LOC	OBJ	LINE	SOURCE STATEMENT	THEM STATE	LINE	LOC	OBJ
200			*****				
201							
202			FIFO-DBBOUT MANAGEMENT				
203							
204			THE FOLLOWING CODE IS THE FIFO-DBBOUT MANAGEMENT SECTION OF THE				
205			PROGRAM. THIS SECTION TAKES AN ENCODED CHANGE WORD AND LOADS IT INTO				
206			THE FIFO. THE FIFO NOT EMPTY INTERRUPT IS THEN SET AND THE FIFO-IN				
207			POINTER GETS UPDATED. A FIFO FULL CONDITION IS THEN CHECKED FOR AND				
208			ROUTED ACCORDINGLY. IF BOTH THE FIFO AND OBF HAVE CHANGE WORDS THE				
209			PROGRAM LOCKS UP UNTIL THIS HAS CHANGED. IF THE FIFO ISNT FULL COLUMN				
210			COUNTER=0, FIFO EMPTY AND OBF CONDITIONS ARE CHECKED. THE FIFO-OUT				
211			POINTER IS SET AND DBBOUT IS LOADED IF THE FIFO ISNT EMPTY AND OBF ISNT				
212			SET. IF THIS ISNT THE SITUATION, PROGRAM FLOW IS ROUTED BACK TO THE				
213			THE SCAN AND COMPARE SECTION TO SCAN THE NEXT ROW.				
214							
215			*****				
216							
0052	FC	217	LOADFF: MOV R1,A,R4	FIFO INPUT ADDRESS TO ACCUMULATOR			
0053	A9	218	MOV R1,A,R4	FIFO POINTER USED FOR INPUT			
0054	FE	219	MOV R1,A,R4	CHANGE WORD TO ACCUMULATOR			
0055	A1	220	MOV R1,A,R4	LOAD FIFO AT FIFO INPUT ADDRESS			
0056	2310	221	STATNES: MOV R1,A,R4	BIT 4 FOR FIFO NOT EMPTY			
0058	90	222	MOV R1,A,R4	WRITE TO STATUS REGISTER, FIFO NOT EMPTY			
0059	8A20	223	INTRH1: ORL A,P2,#20H	FIFO NOT EMPTY INTERRUPT PORT 2-5 HIGH			
005B	FA	224	MOV R1,A,R4	ROW SCAN SELECT TO ACCUMULATOR			
005C	4320	225	ORL A,A,#20H	SAVE INTERRUPT, NO CHANGE TO SCAN VALUE			
005E	AA	226	MOV R1,A,R4	ROW SCAN SELECT REGISTER			
005F	232F	227	ADJFIN: MOV R1,A,R4	FIFO TOP ADDRESS TO ACCUMULATOR			
0061	DC	228	XRL A,R4	COMPARE WITH CURRENT FIFO INPUT ADDRESS			
0062	C667	229	JZ RSFFIN	IF THE SAME RESET FIFO INPUT REGISTER			
0064	1C	230	INC R4	NEXT FIFO INPUT ADDRESS			
0065	0469	231	JMP CHFFUL	CHECK FIFO FULL			
0067	8C0B	232	RSFFIN: MOV R1,A,R4	RESET FIFO INPUT REGISTER, BOTTOM OF FIFO			
0069	FC	233	CHFFUL: MOV R1,A,R4	FIFO INPUT ADDRESS TO ACCUMULATOR			
006A	DD	234	XRL A,R5	COMPARE INPUT WITH OUTPUT FIFO ADDRESS			
006B	967D	235	JNZ CHCNTR	IF NOT SAME CHECK COLUMN COUNTER VALUE			
006D	866D	236	CHOBFI: JNB R5	IF OBF IS 1 THEN CHECK OBF			
006F	232F	237	ADJFOT: MOV R1,A,R4	FIFO TOP ADDRESS TO ACCUMULATOR			
0071	DD	238	XRL A,R5	COMPARE TOP TO OUTPUT FIFO ADDRESS			
0072	C677	239	JZ RSFFOT	IF THE SAME RESET FIFO OUTPUT REGISTER			
0074	1D	240	INC R5	NEXT FIFO OUTPUT ADDRESS			
0075	0479	241	JMP LOADDB	LOAD DBBOUT			
0077	8D0B	242	RSFFOT: MOV R1,A,R4	RESET FIFO OUTPUT ADDRESS TO BOTTOM OF FIFO			
0079	FD	243	LOADDB: MOV R1,A,R4	OUTPUT FIFO ADDRESS TO ACCUMULATOR			
007A	A9	244	MOV R1,A	FIFO POINTER USED FOR OUTPUT			
007B	F1	245	MOV R1,A	CHANGE WORD TO ACCUMULATOR			
007C	02	246	OUT DBB,A	CHANGE WORD TO DBBOUT			
007D	FB	247	CHCNTR: MOV R1,A,R4	COLUMN COUNTER TO ACCUMULATOR			
007E	963A	248	JNZ RRLOOK	IF NOT 0 FINISH CHANGE WORD ENCODING			
0080	230B	249	CHFFEM: MOV R1,A,R4	FIFO BOTTOM ADDRESS TO ACCUMULATOR			
		250					
		251	*EJECT				

APPLICATIONS

ISIS-11 MCS-48/UPI-41 MACRO ASSEMBLER, V3.0

PAGE 7

LOC	OBJ	LINE	SOURCE STATEMENT
0082	DC	252	XRL A,R4
0083	C6BC	253	JZ ADJFEM
0085	FC	254	MOV A,R4
0086	07	255	DEC A
0087	DD	256	XRL A,R5
0088	C691	257	JZ STATMT
008A	049C	258	JMP CHOB2
008C	232F	259	ADJFEM MOV A,#FIFOTA
008E	DD	260	XRL A,R5
008F	969C	261	JNZ CHOB2
0091	2300	262	STATMT MOV A,#00H
0093	90	263	MOV STS,A
0094	9ADF	264	INTRLO ANL P2,#0DFH
0096	FA	265	MOV A,R2
0097	53DF	266	ANL A,#0DFH
0099	AA	267	MOV R2,A
009A	041D	268	JMP ADJREG
009C	861D	269	CHOB2 JMB ADJREG
009E	046F	270	JMP ADJFOT
		271	
		272	END

USER SYMBOLS

ADJFEM 008C	ADJFIN 005F	ADJFOT 006F	ADJREG 001D
CHOB2 009C	DELAY2 0030	ENCDEF 0045	FIFOTA 000B
INTRLO 0094	LOADDB 0079	LOADFF 0052	OBINT 001B
SCANMX 002C	SCANMT 000F	STATMT 0091	STATNE 0056


ASSEMBLY COMPLETE, NO ERRORS

COMPARE FIFO INPUT ADDRESS WITH FIFO BOTTOM ADDRESS
IF THE SAME, ADJUST TO CHECK FOR FIFO EMPTY
FIFO INPUT ADDRESS TO ACCUMULATOR
DECREMENT FIFO INPUT ADDRESS IN ACCUMULATOR
COMPARE INPUT TO OUTPUT FIFO ADDRESSES
IF SAME, WRITE STATUS REGISTER FOR FIFO EMPTY
CHECK OBF
FIFO TOP ADDRESS TO ACCUMULATOR
COMPARE TOP TO OUTPUT FIFO ADDRESS
IF NOT SAME THEN FIFO IS NOT EMPTY, CHECK OBF
CLEAR BIT 0 FOR FIFO EMPTY
WRITE TO STATUS REGISTER
FIFO EMPTY, INTERRUPT PORT 2-5 LOW
SCAN ROW SELECT TO ACCUMULATOR
SAVE INTERRUPT, NO CHANGE TO SCAN VALUE
SCAN ROW SELECT REGISTER
ADJUST REGISTERS
IF OBF=1 THEN ADJUST REGISTERS
ADJUST FIFO OUT ADDRESS TO LOAD DBOUT

CHCNT 007D	CHFFEM 0080	CHFFUL 0069	CHOB1 006D
FIFOTA 002F	FILLMX 000D	INITMX 0000	INTRH1 0059
RRLOOK 003A	RSETRG 0026	RSFFIN 0067	RSFFOT 0077

The UPI-41 has a 16K display RAM which can be used for multiple displays and multiple indicators may be used. Both row and column display technologies are supported. The display portion of the UPI-41 provides a scanned display interface for LED, incandescent and other popular display technologies.


This application is a general purpose programmable keyboard and display interface designed for use with 8-bit microprocessors like the MCS-80 and MCS-85. The keyboard portion can provide a scanned interface to 128-key contact or capacitive-coupled keyboards. The keys are fully debounced with N-key rollover and programmable error generation on multiple row key closures. Keyboard entries are stored in an 8-character FIFO with overrun status.



Block Diagram

Figure 1

Pin Configuration



PROGRAMMABLE KEYBOARD INTERFACE

■ Simultaneous Keyboard and Display Operations

■ Interface Signals for Contact and Capacitive Coupled Keyboards

■ 128-Key Scanning Logic

■ 10.7msec Matrix Scan Time for 128 Keys and 6MHz Clock

■ Eight Character Keyboard FIFO

This application is a general purpose programmable keyboard and display interface device designed for use with 8-bit microprocessors like the MCS-80 and MCS-85. The keyboard portion can provide a scanned interface to 128-key contact or capacitive-coupled keyboards. The keys are fully debounced with N-key rollover and programmable error generation on multiple new key closures. Keyboard entries are stored in an 8-character FIFO with overrun sta-

■ N-Key Rollover with Programmable Error Mode on Multiple New Closures

■ Sixteen or Eight Character Seven-Segment Display Interface

■ Right or Left Entry Display RAM

■ Depress/Release Mode Programmable

■ Interrupt Output on Key Entry

tus indication when more than 8 characters are entered. Key entries set an interrupt request output to the master CPU.

The display portion of the UPI-41A provides a scanned display interface for LED, incandescent and other popular display technologies. Both numeric displays and simple indicators may be used. The UPI-41A has a 16×4 display RAM which can be




Figure 1. Pin Configuration




Figure 2. Block Diagram

APPLICATIONS

loaded or interrogated by the CPU. Both right entry calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto increment of the display RAM address.

ORDERING INFORMATION:

This part may be ordered as an 8041A with ROM code number 8278. The source code is available through Insite.

Throughout this application of the UPI-41A, it will be referred to by its ROM code number, 8278. The 8278 is packaged in a 40-pin DIP. The following is a brief functional description of each pin.

PRINCIPLES OF OPERATION

The following is a description of the major elements of the Programmable Keyboard/Display interface device. Refer to the block diagram in Figure 1.

I/O Control and Data Buffers

The I/O control section uses the \overline{CS} , A_0 , \overline{RD} , and \overline{WR} lines to control data flow to and from the various internal registers and buffers (see Table 2). All data flow to and from the 8278 is enabled by \overline{CS} . The 8-bits of information being transferred by the CPU is identified by A_0 . A logic one means information is command or status. A logic zero means the information is data. \overline{RD} and \overline{WR} determine the direction of data flow through the Data Bus Buffer (DBB). The

Table 1. Pin Description

Signal	Pin. No.	Type	Name and Function
D ₀ -D ₇	12-19	I/O	Data Bus: Three-state, bi-directional data bus lines used to transfer data and commands between the CPU and the 8278.
\overline{WR}	10	I	Write: Write strobe which enables the master CPU to write data and commands between the CPU and the 8278.
\overline{RD}	8	I	Read: Read strobe which enables the master CPU to read data and status from the 8278 internal registers.
\overline{CS}	6	I	Chip Select: Chip select input used to enable reading and writing to the 8278.
A_0	9	I	Control/Data: Address input used by the CPU to indicate control or data.
RESET	4	I	Reset: A low signal on this pin resets the 8278.
X ₁ , X ₂	2,3	I	Freq. Reference Inputs: Inputs for crystal, L-C or external timing signal to determine internal oscillator frequency.
IRQ	23	O	Interrupt Request: Interrupt Request Output to the master CPU. In the keyboard mode the IRQ line goes low with each FIFO read and returns high if there is still information in the FIFO or an ERROR has occurred.
M ₀ -M ₆	27-33	O	Matrix Scan Lines: Matrix scan outputs. These outputs control a decoder which scans the key matrix columns and the 16 display digits. Also, the Matrix scan outputs are used to multiplex the return lines from the key matrix.
RL	1	I	Keyboard Return Line: Input from the multiplexer which indicates whether the key currently being scanned is closed.
HYS	22	O	Hysteresis: Hysteresis output to the analog detector. (Capacitive keyboard configuration). A "0" means the key currently being scanned has already been recorded.
KCL	34	O	Key Clock: Key Clock output to the analog detector (capacitive keyboard configuration) used to reset the detector before scanning a key.
SYNC	11	O	Output Clock: High frequency (400 kHz) output signal used in the key scan to detect a closed key (capacitive keyboard configuration).
B ₀ -B ₃	35-38	O	Display Outputs: These four lines contain binary coded decimal display information synchronized to the keyboard column scan. The outputs are for multiplexed digital displays.
ERROR	24	O	Error Signal: This line is high whenever two new key closures are detected during a single scan or when too many characters are entered into the keyboard FIFO. It is reset by a system RESET pulse or by a "1" input on the CLR pin or by the CLEAR ERROR command.
CLR	39	I	Clear Error: Input used to clear an ERROR condition in the 8278.
BP	21	O	Tone Enable: Tone enable output. This line is high for 10ms following a valid key closure; it is set high and remains high during an ERROR condition.
VCC, VDD	40,26	I	Power: +5 volt power input: +5V \pm 10%.
GND	20,7	I	Ground: Signal ground.

APPLICATIONS

DBB register is a bi-directional 8-bit buffer register which connects the internal 8278 bus buffer register to the external bus. When the chip is not selected ($\overline{CS} = 1$) the DBB is in the high impedance state. The DBB acts as an input when $(\overline{RD}, \overline{WR}, \overline{CS}) = (1, 0, 0)$ and an output when $(\overline{RD}, \overline{WR}, \overline{CS}) = (0, 1, 0)$.

Table 2. I/O Control and Data Buffers

CS	A ₀	$\overline{\text{WR}}$	$\overline{\text{RD}}$	Condition
0	0	1	0	Read DBB Data
0	1	1	0	Read STATUS
0	0	0	1	Write Data to DBB
0	1	0	1	Write Command to DBB
1	X	X	X	Disable 8278 Bus, High Impedance

Scan Counter

The scan counter provides the timing to scan the keyboard and display. The four MSB's (M₃-M₀) scan the display digits and provide column scan to the keyboard via a 4 to 16 decoder. The three LSB's (M₀-M₂) are used to multiplex the row return lines into the 3278.

Keyboard Debounce and Control

The 8278 system configuration is shown in Figure 3. The rows of the matrix are scanned and the outputs

are multiplexed by the 8278. When a key closure is detected, the debounce logic waits about 12 msec to check if the key remains closed. If it does, the address of the key in the matrix is transferred into a FIFO buffer.

FIFO and FIFO Status

The 8278 contains an 8x8 FIFO character buffer. Each new entry is written into a successive FIFO location and each is then read out in the order of entry. A FIFO status register keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or key entries will be recognized as an error. The status can be read by a RD with CS low and A₀ high. The status logic also provides a IRQ signal to the master processor whenever the FIFO is not empty.

Display Address Registers and Display RAM

The Display Address registers hold the address of the word currently being written or read by the CPU and the two 4-bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The display RAM can be directly read by the CPU after the correct mode and address is set. Data entry to the display can be set to either left or right entry.




Figure 3. System Configuration for Capacitive-Coupled Keyboard

APPLICATIONS





Figure 4. System Configuration for Contact Keyboard

COMMANDS

The 8278 operating mode is programmed by the master CPU using the A₀, WR and D₀-D₇ inputs as shown below:



The master CPU presents the proper command on the D₀-D₇ data lines with A₀ = 1 and then sends a WR pulse. The command is latched by the 8278 on the rising edge of the WR and is decoded internally to set the proper operating mode. See the 8041A/8741A data sheet for timing details.

Command Summary

KEYBOARD/DISPLAY MODE SET

CODE	0	0	0	N	E	I	D	K
------	---	---	---	---	---	---	---	---

Where the mode set bits are defined as follows:

- K—the keyboard mode select bit
 - 0—normal key entry mode
 - 1—special function mode: Entry on key closure and on key release
- D—the display entry mode select bit
 - 0—left display entry
 - 1—right display entry
- I—the interrupt request (IRQ) output enable bit.
 - 0—enable IRQ output
 - 1—disable IRQ output
- E—the error mode select bit
 - 0—error on multiple key depression
 - 1—no error on multiple key depression
- N—the number of display digits select
 - 0—16 display digits
 - 1—8 display digits

NOTE:

The default mode following a RESET input is all bits zero:

0	0	0	0	0	Q	0	0
---	---	---	---	---	---	---	---

READ FIFO COMMAND

CODE	0	1	0	0	0	0	0
------	---	---	---	---	---	---	---

READ DISPLAY COMMAND

CODE	0	1	1	A ₁	A ₂	A ₃	A ₀
------	---	---	---	----------------	----------------	----------------	----------------

APPLICATIONS

Where AI indicates Auto Increment and A₃-A₀ is the address of the next display character to be read out.

AI = 1 AUTO increment
AI = 0 no AUTO increment

WRITE DISPLAY COMMAND

CODE	1	0	0	AI	A ₃	A ₂	A ₁	A ₀
------	---	---	---	----	----------------	----------------	----------------	----------------

Where AI indicates Auto Increment and A₃-A₀ is the address of the next display character to be written.

CLEAR/BLANK COMMAND

CODE	1	0	1	UD	BD	CD	CF	CE
------	---	---	---	----	----	----	----	----


Where the command bits are defined as follows:

CE = Clear ERROR
CF = Clear FIFO
CD = Clear Display to all High
BD = Blank Display to all High
UD = Unblank Display

The display is cleared and blanked following a Reset.

Status Read

The status register in the 8278 can be read by the master CPU using the A₀, \overline{RD} , and D₀-D₇ inputs as shown below:



The 8278 places 8-bits of status information on the D₀-D₇ lines following ($\overline{A_0}$, \overline{CS} , \overline{RD}) = 1, 0, 0 inputs from the master.

Status Format

S ₃	S ₂	S ₁	S ₀	B	KE	IBF	OBF
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀

Where the status bits are defined as follows:

IBF = Input Buffer Full Flag
OBF = Output Buffer Full Flag
KE = Keyboard Error Flag (multiple depression)
B = BUSY Flag
S₃-S₀ = FIFO Status

STATUS DESCRIPTION

The S₃-S₀ status bits indicate the number of entries (0 to 8) in the 8-level FIFO. A FIFO overrun will lock status at 1111. The overrun condition will prevent further key entries until cleared.

A multiple key closure error will set the KE flag and prevent further key entries until cleared.

The IBF and OBF flags signify the status of the 8278 data buffer registers used to transfer information (data, status or commands) to and from the master CPU.

The IBF flag is set when the master CPU writes Data or Commands to the 8278. The IBF flag is cleared by the 8278 during its response to the Data or Command.

The OBF flag is set when the 8278 has output data ready for the master CPU. This flag is cleared by a master CPU Data READ.

The Busy flag in the status register is used as a LOCKOUT signal to the master processor during response to any command or data write from the master.

The master must test the Busy flag before each read (during a sequence) to be sure that the 8278 is ready with valid DATA.

The ERROR and TONE outputs from the 8278 are set high for either type of error. Both types of error are cleared by the CLR input, by the CLEAR ERROR command, or by a reset. The FIFO and Display buffers are cleared independently of the Errors.

FIFO status is used to indicate the number of characters in the FIFO and to indicate whether an error has occurred. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO. The character read will be the last one entered. FIFO status will remain at 0000 and the error condition will not be set.

Data Read


The master CPU can read DATA from the 8278 FIFO or Display buffers by using the A₀, \overline{RD} , and D₀-D₇ inputs.

The master sends a \overline{RD} pulse with $\overline{A_0}$ = 0 and \overline{CS} = 0 and the 8278 responds by outputting data on lines D₀-D₇. The data is strobed by the trailing edge of \overline{RD} .

APPLICATIONS

DATA READ SEQUENCE


Before reading data, the master CPU must send a command to select FIFO or Display data. Following the command, the master must read STATUS and test the BUSY flag and the OBF flag to verify that the 8278 has responded to the previous command. A typical DATA READ sequence is as follows:



After the first read following a Read Display or Read FIFO command, successive reads may occur as soon as OBF rises.

Data Write


The master CPU can write DATA to the 8278 Display buffers by using the A₀, \overline{WR} and D₀-D₇ inputs as follows:



The master CPU presents the Data on the D₀-D₇ lines with A₀=0 and then sends a \overline{WR} pulse. The data is latched by the 8278 on the rising edge of \overline{WR} .

DATA WRITE SEQUENCE

Before writing data to the 8278, the master CPU must first send a command to select the desired display entry mode and to specify the address of the next data byte. Following the commands, the master must read STATUS and test the BUSY flag (B) and IBF flag to verify that the 8278 has responded. A typical sequence is shown below.



INTERFACE CONSIDERATIONS

Scanned Keyboard Mode

With N-key rollover each key depression is treated independently from all others. When a key is depressed the debounce logic waits for a full scan of 128 keys and then checks to see if the key is still down. If it is, the key is entered into the FIFO.

If two key closures occur during the same scan the ERROR output is set, the KE flag is set in the Status word, the TONE output is activated and IRQ is set, and no further inputs are accepted. This condition is cleared by a high signal on the CLEAR input or by a system RESET input or by the CLEAR ERROR command.


In the special function mode both the key closure and the key release cause an entry to the FIFO. The release is entered with the MSB=1.

Any key entry triggers the TONE output for 10ms.

The \overline{HYS} and KCL outputs enable the analog multiplexer and detector to be synchronized for interface to capacitive coupled keyboards.

Data Format

In the scanned keyboard mode, the code entered into the FIFO corresponds to the position or address of the switch in the keyboard. The MSB is relevant only for special function keys in which code "0" signifies closure and "1" signifies release. The next four bits are the column count which indicates which column the key was found in. The last three bits are from the row counter.



Display

Display data is entered into a 16×4 display register and may be entered from the left, from the right or




Figure 5. Keyboard Timing




Figure 6. Key Entry and Error Timing




Figure 7. Display Timing


into specific locations in the display register. A new data character is put out on B0-B3 each time the Mg-M3 lines change (i.e., once every 0.75ms with a 6 MHz crystal). Data is blanked during the time the column select lines change by raising the display outputs. Output data is positive true.

LEFT ENTRY

The left entry mode is the simplest display format in that each display position in the display corresponds to a byte (or nibble) in the Display RAM. ADDRESS 0 in the RAM is the left-most display character and ADDRESS 15 is the right-most display character. Entering characters from position zero causes the display to fill from the left. The 17th character is entered back in the left-most position and filling again proceeds from there.

RIGHT ENTRY


Right entry is the method used by most electronic calculators. The first entry is placed in the right-most display character. The next entry is also placed in the right-most character after the display is shifted left one character. The left-most character is shifted off the end and is lost.




Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry starting at Display RAM ADDRESS 0 with sequential entry is recommended. A Clear Display command should be given before display data is entered if the number of data characters is not equal to 16 (or 8) in this mode.

AUTO INCREMENT

In the Left Entry mode, Auto Incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location. With non-Auto Incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Left Entry—Auto Increment mode has no undesirable side effects and the result is predictable:



In the Right Entry mode, Auto Incrementing and non-Incrementing have the same effect as in the Left Entry except that the address sequence is interrupted.



APPLICATIONS

Starting at an arbitrary location operates as shown below.

0 1 2 3 4 5 6 7

COMMAND
10010101

--	--	--	--	--	--	--	--

DISPLAY
RAM
ADDRESS

ENTER NEXT AT LOCATION 5 AUTO INCREMENT

ENTER NEXT AT LOCATION 5 AUTO INCREMENT

1 2 3 4 5 6 7 0

1ST ENTRY

					1		
--	--	--	--	--	---	--	--

2 3 4 5 6 7 0 1

2ND ENTRY

				1	2		
--	--	--	--	---	---	--	--

8TH ENTRY

4	5	6	7	8	1	2	3
---	---	---	---	---	---	---	---

9TH ENTRY

5	6	7	8	9	2	3	4
---	---	---	---	---	---	---	---

Entry appears to be from the initial entry point.

Using the 8295 Dot Matrix Printer Controller

First look at the LRC printer itself and its interface

The LRC Model 7040 Printer is manufactured by LRC, Inc. of Riverton, Wyoming. Capable of printing 40 columns of characters at a speed of 1.55 lines/sec, the 7040 is an ideal for point-of-sale or data logging terminals.

It is an impact printer whose print head consists of seven solenoids which each moves a stiff wire to impact the paper through an ink ribbon. While the wires are arranged in a circular fashion at the solenoid end, they form a vertical column at the ribbon impact point. Characters are formed by firing the solenoids to form a 5 x 7 or 7 x 7 matrix of "dots" (impacts of the wires). Figure 1 shows how the character A is formed using a 7 x 7 matrix. The columns are labeled C1 thru C7 and the rows R1 thru R7. The print head moves left to right across rows R1 thru R7. The head is over column C1. If the paper so at time T1, the head is over column C1. If the correct solenoids are actuated at each time T2 for each column C2, the character is formed.




Figure 1. Character A in 7 x 7 format

The print head is moved across the paper by the main motor drive. The main motor drive consists of a 24-pole synchronous motor which drives a rotating plastic drum. The drum has a spiral groove molded into it and a pin on the print head rests in the groove so that the print head traverses the paper as the drum rotates. Characters are printed by firing the solenoids during the left-to-right traverse. At the end of the print area, the spiral groove reverses the direction of the print head returning it to its home position.

Contents

INTRODUCTION	6-58
THE 8295	6-58
THE LRC 7040 PRINTER	6-58
8295/PRINTER INTERFACE	6-60
8295 COMMAND SOFTWARE	6-61
PARALLEL INTERFACES	6-62
SERIAL INTERFACE	6-68
8295 SOFTWARE	6-70
CONCLUSION	6-71
APPENDIX A	6-72

Illustrating the UPI concept as both design examples and actual products, a number of pre-programmed 8041As are available. These devices are the 8295 Keyboard/Display Controller, the 8294 Data Encryption Unit, the 8295 GPIB Controller, and the 8295 Dot Matrix Printer Controller. Data sheets for these devices are found in the Peripheral Design Handbook and their source listings (except for the 8294) are available in Intel's User's Library. This application note deals with the 8295.

THE 8295

The 8295 Dot Matrix Printer Controller is a device specifically designed to interface microprocessors to the LRC 7040 Series of dot matrix impact printers. It offers complete solenoid and motor drive timing and contains an on-chip 7 x 7 character generator accommodating 64 ASCII characters. An on-chip FIFO buffers up to 40 ASCII characters before printing. Character density, width, and print intensity are all programmable. Three programmable labelations and two general purpose output are also provided. Four data transfer methods are possible: polling, interrupt-driven, and Direct Memory

INTRODUCTION

Many microprocessor systems require the real-time control of a peripheral device such as a printer, keyboard, or alpha-numeric display, etc. These medium speed but still real-time tasks can be rather mundane, time-consuming, and require a fair amount of system software overhead. Of course, any time spent by the main processor in servicing these I/O devices is unavailable for other, possibly more important, tasks. This processor burden can largely be removed by isolating the real-time portion of the task to a dedicated peripheral-control processor.

Until recently, this approach was usually not cost effective due to the large number of components required by the dedicated processor: CPU, RAM, ROM, I/O, etc. To help make the approach more cost effective, Intel borrowed the I/O processing concepts found in many main-frame and minicomputers; put all the hardware in one package; and introduced a family of Universal Peripheral Interface controllers—the UPI-41A™ family. The basic family consists of the 8041A and the 8741A. These two devices are essentially single-chip microcomputers with a standard microprocessor bus interface. They have on-chip RAM, ROM (8041A) or EPROM (8741A), CPU, timer/counter, and I/O. Using one of the UPI family, the designer simply codes his custom or proprietary peripheral control algorithm into the UPI device itself rather than the main system software. The UPI device then takes over the peripheral control task while the host processor simply issues commands and transfers data. More information on the UPI family is available in the documents referenced opposite the table of contents.

Illustrating the UPI concept as both design examples and actual products, a number of pre-programmed 8041As are available. These devices are the 8278 Keyboard/Display Controller, the 8294 Data Encryption Unit, the 8292 GPIB Controller, and the 8295 Dot Matrix Printer Controller. Data sheets for these devices are found in the Peripheral Design Handbook and their source listings (except for the 8294) are available in Insite, Intel's User's library. This application note deals with the 8295.

THE 8295

The 8295 Dot Matrix Printer Controller is a device specifically designed to interface microprocessors to the LRC 7040 Series of dot matrix impact printers. It offers complete solenoid and motor drive timing and contains an on-chip 7×7 character generator accommodating 64 ASCII characters. An on-chip FIFO buffers up to 40 ASCII characters before printing. Character density, width, and print intensity are all programmable. Three programmable tabulations and two general purpose outputs are also provided. Four data transfer methods are possible: polling, interrupt-driven, and Direct Memory

Access (DMA) are available when in parallel data transfer mode and asynchronous serial is available in serial mode. The data transfer mode is hardware selectable.

Let's first look at the LRC printer itself and its interface to the 8295.

THE LRC 7040 PRINTER

The LRC Model 7040 printer is manufactured by LRC, Inc. of Riverton, Wyoming. Capable of printing 40 columns of characters at a speed of 1.25 lines/sec, the 7040 is mechanically simple and is ideal for point-of-sale or data logging terminals.

It is an impact printer whose print head consists of seven solenoids which each drives a stiff wire to impact the paper through an inked ribbon. While the wires are arranged in a circular fashion at the solenoid end, they form a vertical column at the ribbon impact point. Characters are formed by firing the solenoids to form a 5×7 or 7×7 matrix of "dots" (impacts of the wires). Figure 1 shows how the character A is formed using a 7×7 matrix. The columns are labeled C1 thru C7 and the rows R1 thru R7. The print head moves left to right across the paper so at time T1, the head is over column C1. If the correct solenoids are activated at each time Tx for each column Cx, the character is formed.




Figure 1. Character A in 7×7 Format

The print head is moved across the paper by the main motor drive. The main motor drive consists of a 24-pole synchronous motor which drives a rotating plastic drum. The drum has a spiral groove molded into it and a pin on the print head rests in the groove so that the print head traverses the paper as the drum rotates. Characters are printed by firing the solenoids during the left-to-right traverse. At the end of the print area, the spiral groove reverses the direction of the print head returning it to its home position.

APPLICATIONS

A HOME microswitch riding on a cam attached to the plastic drum provides the only feedback as to the print head position. When the print head is in its home resting position the HOME switch is inactive. To start a print cycle, the main motor drive is activated, which starts the print head motion. As the print head reaches the beginning of the print area, the cam activates the HOME switch as a signal to the printer controller to commence firing the solenoids. The controller then activates the solenoids as appropriate for each character in the line. The print area is defined as the 310ms immediately after HOME goes active. Solenoid timing is the responsibility of the controller; the printer mechanism supplies no character-position information.

After the line is printed and the print head has traversed right to left, the HOME switch is deactivated. This transition signals the controller to turn off the main motor drive since the home position has been reached. A new print cycle may start immediately if data is ready.

Paper feed is accomplished with a second synchronous motor and a PFEED (Paper Feed) microswitch. In the quiescent state, the PFEED switch is inactive. Activating the paper feed motor drive starts the line feed cycle. The switch becomes active at some point during the cycle (typically about 48ms later) and is deactivated when the cycle is complete. The controller uses the active-to-inactive transition to remove the paper feed motor drive. The paper feed operation is independent of the print cycle so the two could occur simultaneously. Figure 2 shows the timing required by the printer for a print cycle, followed by a line feed.




Figure 2. LRC 7040 Motor Drive Timing

Solenoid timing determines the location of any given "dot" and its intensity. The LRC 7040 printer specification states a 400μs maximum solenoid "ON" time and a 1.3ms typical period. Since the print area is 310ms "long," this timing allows a total of 240 dots (310ms/1.3ms per dot) in one row or 40 characters on a 5×7 matrix with a one dot space between characters. While 5×7 characters have acceptable readability, their distinctness and format can be improved with a 7×7 matrix, however, 40 7×7 characters translate to 320 dots per row or a 0.97ms solenoid period. This violates the solenoid duty cycle spec if the solenoids are fired for every column. The best way to get around this dilemma and still retain the improved readability of the 7×7 format is to simply fire the solenoid every other column. The 8295 uses this technique and the "every-other" column spacing is reflected in Figure 1. The 8295 character set is included in Figure 3.

CHARACTER SET

Hex Code	Print Char.	Hex Code	Print Char.	Hex Code	Print Char.	Hex Code	Print Char.
20	space	30	0	40	@	50	P
21	!	31	1	41	A	51	Q
22	"	32	2	42	B	52	R
23	#	33	3	43	C	53	S
24	\$	34	4	44	D	54	T
25	%	35	5	45	E	55	U
26	&	36	6	46	F	56	V
27	'	37	7	47	G	57	W
28	(38	8	48	H	58	X
29)	39	9	49	I	59	Y
2A	*	3A	:	4A	J	5A	Z
2B	+	3B	<	4B	K	5B	[
2C	,	3C	=	4C	L	5C	\
2D	-	3D	>	4D	M	5D]
2E	.	3E	>	4E	N	5E	↑
2F	/	4F	?	4F	O	5F	—

Figure 3. 8295 Character Set

APPLICATIONS

8295/Printer Interface

It's the job of the 8295/Printer interface to convert the TTL-compatible outputs of the 8295 to the motor and solenoid drive levels. Since the printer side of the 8295 is independent of the system side, this same 8295/Printer interface is used for all examples discussed in the later sections.

For solenoid drive, the 8295 supplies seven solenoid outputs, $\overline{S1}$ thru $\overline{S7}$, plus a solenoid strobe, STB. STB modulates the $\overline{S1}$ - $\overline{S7}$ outputs externally to supply the actual solenoid "ON" time. This time is software programmable. Figure 4 shows the recommended $\overline{S1}$ - $\overline{S7}$ /STB gating.




Figure 4. Solenoid and Motor Gating




Figure 5. Solenoid Driver

The solenoids must be driven from a $40 \pm 10\%$ volt source. The peak current is approximately 3.6A, the average current is approximately 0.5A. A circuit providing the required drive is shown in Figure 5. The output stage, consisting of the 2N6045 Darlington transistor, the 1N4002 catching diode, and the 100-ohm damping resistor, is the one suggested by the manufacturer. The input stage is a discrete implementation of a DTL gate. Note that the base-emitter junction of the 2N6045 protects the 2N2222A transistor from overvoltage on its collector. This circuit has several features which are important to the printer interface:

1. All solenoid power (including the power used to drive the base of the power transistor) is derived from the 40-volt supply.
2. Disconnecting the drivers from the 8295 or the loss of the 5-volt supply to the 8295 results in the solenoids turning off.

The first feature of the drivers minimizes the impact of the printer and its interface on the 5-volt supply. The second feature prevents the activation of the solenoids erroneously during power on/off cycles or during system checkout. This is an important point since the solenoids will be damaged if left activated continuously. The fuses in series with the solenoids help protect them from mishap.

The two motors can each be driven as shown in Figure 6. The Monsanto MCS-6200 is an optically-coupled TRIAC which is ideal for driving the small synchronous motors in the printer. Coupled with a buffer this part provides a simple means of controlling the motors without sacrificing the isolation required for safe and reliable operation.

These driver circuits were borrowed from the Intel application note AP-27 "Printer Control With the UPI-41" (The 8295 development was inspired by the success of the AP-27 design.) Other solenoid and motor driver circuits are described in the LRC Interface Guide available from the manufacturer.




Figure 6. Motor Driver

APPLICATIONS

COMMAND SET

Hex Code	Description
00	Clear GP1. This command brings the GP1 pin to a logic low state. After power on it is automatically set high.
01	Clear GP2. Same as the above but for GP2.
02	Set GP1. Sets GP1 pin to a logic high state, inverse of command 00.
03	Set GP2. Same as above but for GP2. Inverse command 01.
04	Software Reset. This is a pacify command. This command is not effective immediately after commands requiring a parameter, as the Reset command will be interpreted as a parameter.
05	Print 10 characters/in. density.
06	Print 12 characters/in. density.
07	Print double width characters. This command prints characters at twice the normal width, that is, at either 17 or 20 characters per line.
08*	Enable DMA mode; must be followed by two bytes specifying the number of data characters to be fetched. Least significant byte accepted first.
09	Tab character.
0A	Line feed.
0B*	Multiple Line Feed; must be followed by a byte specifying the number of line feeds.
0C	Top of Form. Enables the line feed output until the Top of Form input is activated.

Hex Code	Description
0D	Carriage Return. Signifies end of a line and enables the printer to start printing.
0E*	Set Tab #1, followed by tab position byte.
0F*	Set Tab #2, followed by tab position byte. Should be greater than Tab #1.
10*	Set Tab #3, followed by tab position byte. Should be greater than Tab #1.
11	Print Head Home on Right. On some printers the print head home position is on the right. This command would enable normal left to right printing with such printers.
12*	Set Strobe Width; must be followed by strobe width selection byte. This command adjusts the duration of the strobe activation.

D7-D3	D2	D1	D0	Solenoid on (μs)
0	0	0	0	200
0	0	0	1	240
0	0	1	0	280
0	0	1	1	320
0	1	0	0	360
0	1	0	1	400
0	1	1	0	440
0	1	1	1	480

Figure 7. 8295 Command Set

8295 Command Software

The software control of the 8295 is very straightforward. The host processor simply issues ASCII characters to the 8295. The printable characters, 20H thru 5FH, are stored in the on-chip FIFO for printing while the non-printable codes, 00H thru 12H, serve as 8295 commands. (Codes 13H thru 1FH are treated as no-ops.) The 8295 command set is shown in Figure 7. Note that some of the commands require an extra byte or two of information (parameters). These additional parameters must follow the command otherwise data and parameters might be confused. Commands and data may be mixed at any time although while the data is stored in the FIFO, commands take effect immediately. Commands do not "pass-thru" the FIFO.

All printable characters are entered into the FIFO. The FIFO is printed when either a Carriage Return command is received or the FIFO becomes full. In either case, the FIFO is printed, however there is no automatic line feed

unless the printer happens to be so equipped mechanically. Thus, a Line Feed command should be issued after each Carriage Return or after the last character to fill the FIFO. The FIFO is printed as soon as the character that filled it is accepted. If the character immediately following this filling character is a Carriage Return, the 8295 ignores it to prevent a useless print cycle.

Some commands clear the FIFO. The Carriage Return command effectively clears the FIFO since it causes the FIFO contents to be printed. The character density and width commands also clear the FIFO however they do not print its contents; the FIFO size is adjusted by these commands. Obviously, a 10 chr/in density with double width printing would not allow 40 characters per line. The 8295 recognizes this fact and modifies internally the FIFO size limits. The FIFO size is modified according to the table below. For example, if the density is 10 char/in, single width printing, the 8295 accepts only 33 printable

APPLICATIONS

characters before starting a print cycle. Since these commands take effect as soon as they are accepted, this prevents mixing different character densities or widths on a given line. Any such commands must precede the data for a line.

DENSITY	WIDTH	BUFFER SIZE
12	SINGLE	40
12	DOUBLE	20
10	SINGLE	33
10	DOUBLE	17

The Software Reset command clears the FIFO, resets the density to 12 chr/in and selects single width printing. It does not effect the solenoid strobe width, the tab positions, or the general purpose outputs. This command should be issued only when the 8295 is expecting a command or data. Issuing it when the 8295 is expecting a parameter causes it to be interpreted as the parameter and not the intended software reset.

A hardware reset causes the 8295 to default into the following states:

1. Clears the FIFO
2. GP1 and GP2 set high
3. 12 chr/in density
4. single width printing
5. 320 μ s strobe width
6. tab positions indeterminate.

Parallel Interfaces

The 8295 has the option of using serial or parallel communication with the main processor. The choice must be

made early in the design cycle since it is a hardware, not a software, selection. Let's look at the parallel options first.

In parallel mode, the 8295 has the traditional microprocessor bus interface: data, control, etc. The parallel mode is selected by not grounding the IRQ/SER pin. To the main processor, the 8295 in parallel mode appears as two registers: the Input Data register and the Output Status register. The main processor writes commands and data into the Input Data register while it reads the 8295 status from the Output Status register.

The Output Status register format is shown in Figure 8. The Input Buffer Full bit (IBF) indicates whether the 8295 has accepted the previous command or data byte. IBF is automatically set when the host processor writes to the 8295 and it is reset when the 8295 accepts the data or command. If IBF=1, no writes to the Input Data register are allowed. Only when IBF=0 may a Input Data register write be done. The DMA Enable bit (DE) is set whenever the 8295 is performing DMA data transfers. When the specified number of transfers has been made, the DE bit is cleared. Since DMA cycles are usually transparent to the main processor, the DE bit tells the processor when the DMA block transfer is complete.

The processor does not always have to read the Output Status register, checking IBF, before loading the Input Data register. An interrupt output (IRQ) pin is available to interrupt the processor whenever the 8295 is ready to receive new data or commands. The fact that IRQ is set implies that IBF=0, so it's not necessary for the processor to read the 8295 status when interrupted; it can just write the next byte.




Figure 8. Output Status Register Format

APPLICATIONS

Figure 9 shows the system schematic for using the 8295 in polled-parallel mode in an 8085A system; i.e. the IRQ line is not used. The 8085A/8295 interface is standard as for any Intel peripheral. \overline{CS} is decoded from the high-order address lines. \overline{RD} and \overline{WR} are the 8085A read and write control lines. \overline{RESET} is the system reset.

Example 8085A polling software is shown in Figure 10. This routine simply outputs the print buffer starting at the location pointed to in PRTSRT. The system software builds the buffer, terminates it with a 0FFH character, and loads PRTSRT before calling PRINT.

PRINT is not very efficient with respect to processing time. Since the 8295 does not accept data while in a print or line feed cycle, if the buffer contained more printable characters than the FIFO size, the processor would sit in the PRT2 loop during the 800ms print and 200ms line feed cycles. That is obviously not too efficient. The obvious way around this problem is to restrict the buffer size to less than that of the FIFO however this could complicate the system software since more buffer building is required. A better approach is to use interrupts.

By connecting the 8295's IRQ output to one of the 8085A RST interrupt inputs (dotted line in Figure 9), the pro-

cessor is interrupted only when the 8295 is able to take another character. Figure 11 shows such interrupt-driven software assuming the RST 6.5 interrupt input is used for IRQ.

To further enhance the bus efficiency and processor overhead at the expense of slightly more complex hardware, use the 8295 DMA interface. This DMA interface is compatible with the 8257 DMA Controller. With such an interface all that's necessary is for the processor to load the DMA Controller with the print buffer starting address and write the Enable DMA command and length parameters into the 8295. The 8295 does the rest by requesting data directly from memory thru the DMA Controller. It keeps track of the number of characters to request. As long as there are characters remaining to be transferred, the DE bit in the Output Status register is set. After the last byte is transferred into the 8295, the DE bit is reset and the IRQ is made active. Either event is used to tell the processor that DMA is complete and the 8295 is ready for the next block. It is not necessary to restrict the DMA block size to 40 characters, the Enable DMA command parameters allow for up to 65k byte block sizes. The block size given the 8295 must reflect both data plus commands and parameters.




Figure 9. 8295 Parallel Interface

APPLICATIONS

ASM800 F1:95F10.SRC TITLE(8295 AP NOTE FIGURE 10)
 8295 AP NOTE FIGURE 10

IS15-II 8080/8085 MACRO ASSEMBLER: M108 MODULE
 8295 AP NOTE FIGURE 10

LOC OBJ SEQ SOURCE STATEMENT

1 \$M0085
 2
 3 SYSTEM EQUATES
 4 PR1SRT EQU 2000H
 5 IBF EQU 02H
 6 STS95 EQU 31H
 7 DATA95 EQU 31H

2000
 0002
 0031
 0031
 2030
 10
 11 PRINT BUFFER OUTPUT SUBROUTINE - THIS ROUTINE PRINTS THE BUFFER
 12 STARTING AT THE POINTER STORED AT PR1SRT. THE ROUTINE RETURNS WHEN
 13 A 0FFH IS FETCHED FROM THE BUFFER.
 14
 15 PRINT: PUSH H ; SAVE HL
 16 PUSH B ; SAVE BC
 17 LHLD PR1SRT ; GET BUFFER POINTER
 18 PR1: MOV A,M ; GET CHARACTER FROM BUFFER
 19 MOV B,A ; SAVE IT IN B
 20 CPI 0FFH ; IS IT THE BUFFER END?
 21 JZ PEX1F ; YES, GO EXIT
 22 PR2: IN STS95 ; NO, READ 8295 STATUS
 23 ANI IBF ; LOOK AT IBF FLAG
 24 JNZ PR2 ; WAIT UNTIL IBF=0
 25 MOV A,B ; RECOVER CHARACTER
 26 OUT DATA95 ; OUTPUT TO 8295
 27 INX H ; BUMP BUFFER POINTER
 28 JMP PR1 ; GET NEXT CHARACTER
 29
 30 PEX1F: POP B ; RESTORE BC
 31 POP H ; RESTORE HL
 32 RET ; RETURN
 33
 34 END

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

USER SYMBOLS

DATA95 A 0031
 STS95 A 0031

ASSEMBLY COMPLETE. NO ERRORS

Figure 9 shows the system schematic for using the 8295 in polled-parallel mode in an 8085A system; the IRQ line is not used. The 8085A/8295 interface is standard as for any Intel peripheral. CS is decoded from the high-order address lines. RD and WR are the 8085A read and write control lines. RESET is the system reset.

Example 8085A polling software is shown in Figure 10. This routine simply outputs the print buffer starting at the location pointed to in PR1SRT. The system software builds the buffer, terminates it with a 0FFH character, and loads PR1SRT before calling PRINT.

PRINT is not very efficient with respect to IBF FLAG MASK. Since the 8295 does not accept a character on the line feed cycle, if the buffer contains more characters than the FIFO size, the processor would sit in the PR1 loop during the 800ms print and 200ms line feed cycles. That is obviously not too efficient. The obvious way around this problem is to use interrupts.

By connecting the 8295's IRQ output to one of the 8085A's interrupt inputs (dotted line in Figure 9), the RST interrupt input (dotted line in Figure 9) can be used to interrupt the system software since more buffer building is required. A better approach is to use interrupts.




Figure 10. 8085A/8295 Polling Subroutine

APPLICATIONS

ASM80 :F1:95F11 SRC TITLE('8295 AP NOTE FIGURE 11')

IS15-11 8080/8085 MACRO ASSEMBLER, X108 MODULE
8295 AP NOTE FIGURE 11

LOC	OBJ	SEQ	SOURCE STATEMENT	
		1	\$MOD85	
		2	;	
		3	SYSTEM EQUATES	
2000		4	PRTSRT EQU 2000H	; POINTER STORAGE
0002		5	IBF EQU 02H	; IBF FLAG MASK
0031		6	STS95 EQU 31H	; 8295 STATUS REGISTER PORT
0031		7	DATA95 EQU 31H	; 8295 DATA REGISTER PORT
		8	;	
		9	;	
		10	RST6.5 INTERRUPT VECTOR LOCATION - JUMP TO PRINTER SUBROUTINE	
		11	;	
0034		12	ORG 34H	
		13	;	
0034	C33020	14	RST6.5 JMP PRINT	; GO TO PRINT ROUTINE
		15	;	
		16	;	
2030		17	ORG 2030H	
		18	;	
		19	PRINTER OUTPUT SUBROUTINE FOR INTERRUPT-DRIVEN SYSTEM - OUTPUTS	
		20	CHR POINTED AT BY PRTSRT. IF CHR IS 0FFH, THE BUFFER IS COMPLETE	
		21	AND THE RST6.5 INTERRUPT IS MASKED. THE MAIN PROGRAM MUST UNMASK	
		22	RST6.5 AFTER IT BUILDS A NEW BUFFER. PRINT BUFFER STATUS IS REFLECTED	
		23	TO THE MAIN PROGRAM BY THE RST6.5 MASK BIT IN RIM INSTRUCTION.	
		24	;	
2030	E5	25	PRINT: PUSH H	; SAVE HL
2031	F5	26	PUSH PSW	; SAVE PSW
2032	2A0020	27	LHLD PRTSRT	; GET BUFFER POINTER
2035	7E	28	MOV A,M	; GET NEXT CHR
2036	FEFF	29	CPI 0FFH	; TEST IF BUFFER COMPLETE
2038	0A4520	30	JZ EXIT	; YES, GO EXIT WITH RST MASKED
2038	0331	31	OUT DATA95	; NO, OUTPUT CHR TO 8295
203D	23	32	INX H	; BUMP POINTER
203E	22D020	33	SHLD PRTSRT	; RESTORE POINTER
2041	F1	34	PRT1: POP PSW	; RESTORE PSW
2042	E1	35	POP H	; RESTORE HL
2043	FB	36	EI	; RE-ENABLE INTERRUPTS
2044	C9	37	RET	; RETURN
		38	;	
2045	3E0A	39	EXIT: MVI A,0AH	; MASK RST6.5
2047	30	40	SIM	; SET INTERRUPT MASK
2048	C34120	41	JMP PRT1	; GO EXIT WITH MASK IN PLACE
		42	;	
		43	END	

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

USER SYMBOLS

DATA95 A 0031 EXIT A 2045 IBF A 0002 PRINT A 2030 PRT1 A 2041 PRTSRT A 2000 RST6.5 A 0034

Figure 11. 8085A/8295 Interrupt-Driven Software

APPLICATIONS




Figure 12. 8295/DMA Interface

APPLICATIONS

PUBLIC SYMBOLS
EXTERNAL SYMBOLS
USER SYMBOLS

Figure 13. 8295 DMA Subroutine

APPLICATIONS

Figure 12 illustrates an 8257/8295 interface and Figure 13 shows example software for handling the system. This software assumes that the 8295 is doing the counting of the transfers hence the Terminal Count of the 8257 DMA channel is loaded with the maximum value while the 8295 receives the actual block size. The 8295 simply stops making requests once the requested number of transfers have been made.

Serial Interface

In addition to the parallel interface options, the 8295 supports a "stand-alone" serial interface. In this mode, the only communication with the main processor is via a serial link. This configuration is perfect for remote printer applications; only three wires are required compared to 12 or 13 for the parallel interfaces.

The serial mode is invoked by simply grounding the IRQ/SER pin. See Figure 14. The internal 8295 software interrogates this pin upon power-on and reconfigures the function of several pins if it's grounded. The DACK/SIN pin becomes the serial data input (SIN) and the DRQ/CTS pin becomes the hardware data holdoff, Clear-to-Send. The lower three Data Bus pins become the Baud Rate Select inputs. Note that it is necessary to ground \overline{CS} and \overline{WR} , and pull RD high. This enables the "input" direction of the Data Bus pins so that the 8295 may read the baud rate. All standard baud rates from 110 to 4800 baud are accommodated.

After power-on the 8295 looks at IRQ/SER and if it's grounded, the data bus pins are read to determine the baud rate. Data from the serial input is requested by lowering CTS. CTS stays low until during the eight bit of the serial data character at which point it goes high (inactive). After the character is assembled and interpreted, CTS again goes active to request the next character. The 8295 does not check for parity and characters with invalid start bits or framing errors (stop bit wrong polarity) are ignored. CTS is normally connected to the UART's CTS input. An inactive CTS holds off the UART transmitter from transmitting characters.

In serial mode, the command and data definitions still apply as in parallel mode. Commands and data may be mixed although commands take effect immediately when received.

Figure 15 shows example software to drive an 8251A Programmable Serial Interface when connected to an 8295. This software is similar to Figure 10 except it assumes that the 8251A has the same I/O port addresses as the 8295 had in Figure 9. Note that the TXE (Transmitter Empty) flag is used to load data into the 8251A transmitting both characters in the transmitter (the transmitter is double buffered) if CTS goes inactive. The TXE flag allows only one character at a time in the transmitter so CTS going inactive simply finishes off the current character. The 8295 accepts only one character at a time.




Figure 14. 8295 Serial Interface

APPLICATIONS




Figure 16. 8295 Flow Chart

8295 SOFTWARE

For those readers using the 8295 as a design example for UPI software, the flow charts for the program are shown in Figure 16 and the 8295 source listing is included as Appendix A. (Machine readable source listings are available through Insite, the Intel User's Library.) As an aid to understanding this software, the following observations can be made:


1. The 8295 uses only Register Bank 0. The function of registers R6 and R7 is determined by the mode. In parallel mode they are concatenated to form the 16 bit DMA count register. In serial mode, R6 is a counter during character reception.

2. Characters and commands are input from the Input Data register via the INPUT subroutine. The routine defines the input mode, fetches the data, and stores it in R2. If the DMA mode is enabled, the block count in R6 and R7 is decremented by the DECR routine each time a data transfer occurs until the count is exhausted.

3. Characters are decoded by routine P6A which also detects any illegal characters by the INPUT routine. R0 is assigned as the character buffer pointer and R4 is designated as the buffer size limit. The commands which affect the buffer size will affect R0 and R4.

APPLICATIONS

4. Command characters are decoded by the routine CMD. All command routines are referenced via an indirect jump table. The command routines are easy to understand from the listing hence they are not included in Figure 16 but simply referenced.
5. Register R3 is the bit-oriented command register. Each bit of R3 represents an operating mode. This definition is shown below.



6. After the character buffer has reached its limit (R0 = R4) or a CR character is received, the contents of the buffer are printed. Subroutine PRINT loads R0 with the address of the character to be printed and R2 serves as an index to keep track of the current column within the character. Subroutine CHAR determines which ASCII table is accessed by setting or clearing flag F0.

7. Subroutine XS2 multiplies the least significant 5 bits of the ASCII character by 7. The result addresses one of the 32 characters on Page 1 or 2 of the Program Memory ASCII table. The column index, R2, is then added to the result to address the current column. Each character is represented by 7 bytes. R2 indexes thru each byte to select the appropriate solenoid information.
8. Subroutine COL8 fetches the solenoid on-time and off-time constants from a table starting at location 0F8H. The time is represented by a hex number which is used as a loop counter in a software timing loop. No character input is allowed while printing is in progress.

CONCLUSION

The 8295 is an excellent example of what can be done with the UPI-41A family. As a printer controller, it completely relieves the main processor of all the real-time tasks associated with the control of the printer plus valuable system ROM space is not required to store the ASCII-to-dot matrix conversion table or the timing software since it's all done in the 8295 itself. As a UPI design example, the 8295 illustrates the variety of data transfer interfaces available. If the 8295 itself does not fit your printer controller requirements, feel free to modify the 8295 software contained in this application note or that in AP-27 and program your own 8741A.

APPLICATIONS

7. Subroutine X22 multiplies the least significant 5 bits of the ASCII character by 7. The result addresses one of the 32 characters on page 1 or 2 of the Program Memory ASCII table. The column index, R2, is then added to the result to address the current column. Each character is represented by 7 bytes. R3 indexes thru each byte to select the appropriate solenoid information.


8. Subroutine COI8 follows the solenoid on-time and off-time constants from a table starting at location 0F8H. The time is represented by a hex number which is used as a loop counter in a software timing loop. No character input is allowed while printing is in progress.

CONCLUSION

The 8292 is an excellent example of what can be done with the UPI-41A family. As a printer controller it completely relieves the main processor of all the real-time tasks associated with the control of the printer plus valuable system ROM space is not required to store the ASCII-to-dot matrix conversion table or the timing software since it's all done in the 8292 itself. As a UPI design example, the 8292 illustrates the variety of data transfer interfaces available. If the 8292 itself does not fit your printer controller requirements, feel free to modify the 8292 software contained in this application note or that in AP-27 and program your own 8741A.

4. Command characters are decoded by the routine CMD. All command routines are referenced via an indirect jump table. The command routines are easy to understand from the listing hence they are not included in Figure 16 but simply referenced.

5. Register R3 is the bit-oriented command register. Each bit of R3 represents an operating mode. This definition is shown below.



Appendix A

6. After the character buffer has reached its limit (R0 = R4) or a CR character is received, the contents of the buffer are printed. Subroutine PRINT loads R0 with the address of the character to be printed and R2 serves as an index to keep track of the current column within the character. Subroutine CHAR determines which ASCII table is accessed by setting or clearing flag F0.

APPLICATIONS

APPENDIX A

ASM48 :F1:8295.SRC

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE 012

LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

```

LOC OBJ      SEQ      SOURCE STATEMENT
1 $MOD42 TITLE('LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE')
2
3 ;*****
4 ;** 8295 - LRC 7040 SERIES PRINTER CONTROLLER **
5 ;** REV. 0 FOR 7X7 CHARACTER MATRIX **
6 ;*****
7
8
9
10 ; COPYRIGHT (C) 1978
11 ; INTEL CORPORATION
12 ; 3065 BOWERS AVE.
13 ; SANTA CLARA, CA. 95051
14
15
16
17 ;*****
18 ;** PAGE0 CONTAINS THE INITIALIZATION SEQUENCE, THE OUTPUTING **
19 ;** OF DATA TO THE SOLENIOS, THE SERIAL INPUT ROUTINE, THE **
20 ;** PAPER FEED ROUTINE, AND THE SOLENIOD FIRETIME ROUTINE **
21 ;*****
22
23 $EJECT

```

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE 02

LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

```

LOC OBJ      SEQ      SOURCE STATEMENT
24
25
26
27 ;*****
28 ;**
29 ;** ; REGISTER ASSIGNMENT TABLE **
30 ;**
31 ;*****
32 ;**
33 ;** R0 INPUT BUFFER POINTER **
34 ;** R1 TEMPORARY STORAGE **
35 ;** R2 TEMPORARY STORAGE **
36 ;** R3 COMMAND REGISTER **
37 ;** R4 BUFFER SIZE **
38 ;** R5 TEMPORARY STORAGE FOR DELAY ROUTINE **
39 ;** R6 LOW ORDER DMA COUNTER **
40 ;** R7 HIGH ORDER DMA COUNTER **
41 ;** TIMER TEMPORARY STORAGE **
42 ;**
43 ;*****
44
45
46 $EJECT

```

APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

PAGE 3

```

LOC  OBJ      SEQ      SOURCE STATEMENT
47 ;*****
48 ;**
49 ;**          RAM ASSIGNMENT TABLE
50 ;*****
51 ;*****
52 ;**
53 ;**          RAM ADDRESS          FUNCTION
54 ;**
55 ;**          00-07H          REGISTER BANK 1
56 ;**          08-14H          PROGRAM STACK
57 ;**          15-17H          TAB POSITION STORAGE
58 ;**          18-40H          CHARACTER BUFFER
59 ;**
60 ;*****
61
62 $EJECT

```

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE 4
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

```

LOC  OBJ      SEQ      SOURCE STATEMENT
63
64 ;*****
65 ;**
66 ;**          COMMAND REGISTER DEFINITION
67 ;**
68 ;*****
69 ;**
70 ;**          BIT 7  SERIAL MODE FLAG
71 ;**          BIT 6  DMA MODE FLAG
72 ;**          BIT 5  DOUBLE WIDE FLAG
73 ;**          BIT 4  32 COLUMNS/LINE
74 ;**          BIT 3  RIGHT JUSTIFIED PRINT
75 ;**          BITS 2,1,0 INDICATE SOLENOID ON TIME
76 ;**
77 ;*****
78 $EJECT

```

APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE 5
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

LOC	OBJ	SEQ	SOURCE STATEMENT
0000		79	ORG 000H
		80	
		81	
0000 02		82	INIT OUT DBB.A ; SET DBF
0001 0A		83	IN R.P2 ; CHECK SERIAL STRAP
0002 B208		84	JBS PARA
0004 B883		85	MOV R3, #83H ; SET SERIAL BIT IN CMD
0006 040E		86	JMP CLR1
0008 9ABF		87	PARA ANL P2, #0BFH
000A F5		88	EN FLAGS
000B E5		89	EN DMA
000C BB03		90	MOV R3, #03H
000E 27		91	CLR1 CLR A ; CLEAR DMA BUSY FLAG
000F 90		92	MOV STS.A
0010 BC40		93	CLR MOV R4, #40H ; INITIALIZE BUFFER
0012 B818		94	AGAIN MOV R0, #18H ; INITIALIZE POINTER
0014 27		95	CLR A ; RESET STACK TO SAVE TABS
0015 D7		96	MOV PSW.A ; STACK = 0, ALL FLAGS = 0
0016 3414		97	DECO CALL INPUT
0018 3428		98	CALL FCR ; DECODE DATA
001A FC		99	MOV R, R4
001B D8		100	CPL A, R0
001C 9616		101	JNZ DECO
		102	
001E FC		103	PRINT MOV A, R3
001F C8		104	DEC R0 ; LOCATE LAST CHARACTER INPUT IF R.J.
0020 7224		105	JBC ON ; CHECK FOR RIGHT JUST
0022 B818		106	MOV R0, #18H ; PRINT FROM THE ORIGIN
0024 3ACF		107	ON ANL P2, #0EFH ; TURN DRIVE MOTOR ON
0026 4626		108	NHOME JNT1 NHOME ; WAIT FOR HOME SWITCH
0028 2340		109	MOV A, #40H ; STALL
002A 54F8		110	CALL WAIT
002C B806		111	MOV R2, #06H ; R.J. COL. INDEX
002E FB		112	MOV A, R3 ; CHECK FOR R.J.
002F 7233		113	JBC CHAN ; R.J. TRUE
0031 B800		114	MOV R2, #00H ; INDEX FOR NORM. PRINTING
0033 F0		115	CHAR MOV A, R0 ; FETCH CHARACTER
0034 85		116	CLR F0 ; F0 DETERMINES WHICH CHARACTER TABLE
0035 B238		117	JBS PAGE
0037 95		118	CPL F0
0038 54E0		119	PAGE CALL XS2 ; FETCH COL. FROM TABLE
003A A9		120	MOV R1, A
003B FB		121	MOV A, R3 ; CHECK FOR D.W.
003C B23F		122	JBS NOTS
003E 95		123	CPL F0 ; F0 INDICATES D.W. MODE
003F F9		124	NOTS MOV A, R1
0040 147B		125	CALL FIRE ; PRINT COL.
0042 FB		126	MOV A, R3 ; CHECK R.J.
0043 7240		127	JBC RJP
0045 2306		128	MOV A, #06H
0047 DA		129	XRL A, R2
0048 1A		130	INC R2
0049 9633		131	JNZ CHAR ; PRINT NEXT COL.
004B 0452		132	JMP LSTCOL
004D 27		133	RJP CLR A ; CHECK R.J. FIRE COLS. IN REVERSE ORDER

LOC	OBJ	SEQ	SOURCE STATEMENT
004E	DA	134	XRL A,R2
004F	CA	135	DEC R2
0050	9633	136	JNZ CHAR
0052	B656	137	LSTCOL: JF0 A4
0054	1480	138	CALL COL8
0056	237F	139	A4: MOV A,#7FH ;CLEAR STB & DATA PINS
0058	39	140	OUTL P1,A
0059	2319	141	MOV A,#19H
005B	54F8	142	CALL WAIT
005D	FB	143	MOV A,R3
005E	7264	144	JB3 RJ2
0060	FC	145	MOV A,R4
0061	18	146	INC R0 ;INCR POINTER
0062	0467	147	JMP CK
0064	2317	148	RJ2: MOV A,#17H
0066	C8	149	DEC R0 ;DECR POINTER
0067	D8	150	CK: XRL A,R0
0068	962C	151	JNZ XFER ;RETURN FOR NEXT CHAR.
006A	566A	152	HOME: JT1 HOME ;SENSE HOME LOW?
006C	2320	153	MOV A,#20H ;STALL
006E	54F8	154	CALL WAIT
0070	8A10	155	ORL P2,#10H ;STOP DRIVE MOTOR
0072	0412	156	JMP AGAIN ;NEXT LINE
		157	
0074	FB	158	DMAIN: MOV A,R3 ;EXIT IF SERIAL MODE
0075	F27A	159	JB7 SERR0R ;SERIAL CMD ERROR
0077	D677	160	INBUF: JNIBF INBUF ;WAIT FOR DMA PARAMS.
0079	22	161	IN A,DBB
007A	93	162	SERR0R: RETR
		163	
		164	
		165	
007B	B67F	166	FIRE: JF0 SGLE
007D	09	167	IN A,P1 ;D.W. AND PREVIOUS COL.
007E	59	168	ANL A,R1
007F	39	169	SGLE: OUTL P1,A ;OUTPUT TO SOL.
0080	FB	170	COL8: MOV A,R3 ;A GETS ON TIME
0081	43F8	171	ORL A,#0F8H
0083	A3	172	MOVP A,0A
0084	530F	173	ANL A,#0FH
0086	8980	174	ORL P1,#80H ;STROBE SOLENOIDS
0088	54F8	175	CALL WAIT
008A	997F	176	ANL P1,#7FH ;DISABLE SOL. STROBE
008C	FB	177	MOV A,R3 ;A GET OFF TIME
008D	43F8	178	ORL A,#0F8H
008F	A3	179	MOVP A,0A
0090	47	180	SWAP A
0091	530F	181	ANL A,#0FH
0093	2B	182	XCH A,R3
0094	9299	183	JB4 C10
0096	2B	184	XCH A,R3
0097	049C	185	JMP CON
0099	2B	186	C10: XCH A,R3
009A	0306	187	ADD A,#06H ;INCREASE BIAS FOR 10C/I
009C	B6A3	188	CON: JF0 SING ;SKIP IF SINGLE

APPLICATIONS

IS15-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

PAGE 7
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

LOC	OBJ	SEQ	SOURCE STATEMENT	THIRDTATZ	EQUROR	QBR	LOC	OBJ
009E	0314	189	ADD A, #14H ; ADD 7 TO OFFTIME IF D.W.			445	23E3	7300
00A0	29	190	XCH A, R1 ; SAVE PREVIOUS COL.	VOM	BTI	245	07	0300
00A1	39	191	OUTL P1, A ; SAVE PREVIOUS COL.	BTIL	JTI	245	A305	A300
00A2	29	192	XCH A, R1 ; R1 = VAL31.	TIAM	JLAC	245	0742	1300
00A3	44F8	193	SING JMP WAIT	BTI	BTI	245	030E	1300
		194		JLAC2: HCFB4 A	VOM	245	0742	0700
		195		TIAM	JLAC	245	0742	5700
		196	*****			251	1600	4700
		197	***** SERIAL ROUTINE, ASSEMBLES THE DESIRED DATA FROM THE			252	00	0700
		198	***** SERIAL INPUT AND PLACE THE DATA IN THE ACCUMULATOR.			253		
		199	*****			254		0700
		200	*****			255		0700
00A5	9ABF	201	CTS: ANL P2, #0BFH ; REQUEST /CTS			255	00	0700
00A7	0A	202	ONE: IN A, P2 ; LOOP UNTIL START BIT FOUND			255	00	0700
00A8	F2A7	203	JB7 ONE ; RESET TEMP REG.			255	00	0700
00AA	B900	204	MOV R1, #0 ; RESET TEMP REG.			255	00	0700
00AC	BA09	205	MOV R2, #09H ; SET INDEX			255	00	0700
00AE	09	206	IN A, P1 ; BIAS			255	00	0700
00AF	74E0	207	CALL HBIT ; WAIT 1/2 CYCLE			255	00	0700
00B1	0A	208	IN A, P2 ; CHECK FOR START BIT			255	00	0700
00B2	F2A7	209	JB7 ONE ; WRONG START BIT			255	00	0700
00B4	BE03	210	MOV R6, #03H ;			255	00	0700
00B6	EEB6	211	LZ: DJNZ R6, LZ ; CHECK FOR 2300330			255	00	0700
00B8	EA0E	212	CONT: DJNZ R2, LOAD ; LOAD THE EIGHT BITS			255	00	0700
00BA	8A40	213	ORL P2, #40H ; DISABLE /CTS			255	00	0700
00BC	BE06	214	MOV R6, #06H ; BIAS			255	00	0700
00BE	EEB6	215	W14: DJNZ R6, W14 ; WAIT			255	00	0700
00C0	74E0	216	CALL HBIT ; WAIT 1/2 CYCLE			255	00	0700
00C2	74E0	217	CALL HBIT ; WAIT 1/2 CYCLE			255	00	0700
00C4	0A	218	IN A, P2 ;			255	00	0700
00C5	37	219	CPL A ; CHECK STOP BIT			255	00	0700
00C6	F2A7	220	JB7 ONE ; WRONG STOP BIT			255	00	0700
00C8	F9	221	MOV A, R1 ;			255	00	0700
00C9	F7	222	RLC A ;			255	00	0700
00CA	537F	223	ANL A, #7FH ;			255	00	0700
00CC	AA	224	MOV R2, A ;			255	00	0700
00CD	93	225	RETR ;			255	00	0700
		226				255	00	0700
		227				255	00	0700
00CE	74E0	228	LOAD: CALL HBIT ; DELAY 1 CYCLE			255	00	0700
00D0	74E0	229	CALL HBIT ;			255	00	0700
00D2	BE03	230	MOV R6, #03H ;			255	00	0700
00D4	EED4	231	L1: DJNZ R6, L1 ;			255	00	0700
00D6	00	232	NOP ;			255	00	0700
00D7	0A	233	IN A, P2 ; INPUT SERIAL BIT			255	00	0700
00D8	5300	234	ANL A, #00H ; MASK BIT			255	00	0700
00DA	49	235	ORL A, R1 ; ADD PREVIOUS BITS			255	00	0700
00DB	67	236	RRC A ;			255	00	0700
00DC	A9	237	MOV R1, A ;			255	00	0700
00DD	04B8	238	JMP CONT ; FINISH JOB			255	00	0700
		239				255	00	0700
00DF	9AFE	240	PF: ANL P2, #0FEH ; PF MOTOR ON			255	00	0700
00E1	B90A	241	MOV R1, #0AH ;			255	00	0700
00E3	2388	242	P3C: MOV A, #088H ;			255	00	0700
00E5	54F8	243	CALL WAIT ;			255	00	0700

APPLICATIONS

IS15-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

PAGE 8
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

LOC	OBJ	SEQ	SOURCE STATEMENT	THINGTAT2 33002	682	180 001
00E7	E9E3	244	DJNZ R1, P3C			
00E9	F8	245	MOV A, R0 ; DELAY CONTANT = BUFF POINTER (18H TO 40H)			
00EA	26EA	246	JNZ IT1			
00EC	54F8	247	CALL WAIT ; DELAY =1MS TO 2.5MS			
00EE	36E9	248	JT0 IT0			
00F0	23F3	249	MOV A, #0F3H ; STALL			
00F2	54F8	250	CALL WAIT			
00F4	8A01	251	ORL P2, #01H ; PF MOTOR OFF			
00F6	93	252	RETR			
00F8		253	ORG 0F8H ; SOL ON TIME CONSTANTS			
00F8	D4	255	DB 004H ; 200US ON TIME			
00F9	C5	256	DB 0C5H ; 240			
00FA	B6	257	DB 0B6H ; 230			
00FB	A7	258	DB 0A7H ; 320 ; DEFAULT			
00FC	98	259	DB 98H ; 360			
00FD	89	260	DB 89H ; 400			
00FE	7A	261	DB 7AH ; 440			
00FF	6B	262	DB 6BH ; 480			
		263				
		264				
		265	*****			
		266	; PAGE 1 INPUTS, DECODES, AND EXECUTES COMMANDS AND DATA.			
		267	*****			
		268				
0100		269	ORG 100H			
0100	00	270	NOP			
0101	B5	271	DB (S01 AND 0FFH) ; ADDRESS FOR SET OUTPUT 1			
0102	B2	272	DB (S02 AND 0FFH) ; S02			
0103	BB	273	DB (R01 AND 0FFH) ; R01			
0104	B8	274	DB (R02 AND 0FFH) ; R02			
0105	BE	275	DB (RESET AND 0FFH) ; RESET			
0106	A8	276	DB (B32 AND 0FFH) ; B32			
0107	E4	277	DB (B40 AND 0FFH) ; B40			
0108	EA	278	DB (DWDE AND 0FFH) ; DWDE			
0109	C9	279	DB (SDMA AND 0FFH) ; SDMA			
010A	A0	280	DB (SSOL AND 0FFH) ; SSOL			
010B	88	281	DB (SLF AND 0FFH) ; SLF			
010C	81	282	DB (MLF AND 0FFH) ; MLF			
010D	84	283	DB (TOF AND 0FFH) ; TOF			
010E	DE	284	DB (CR AND 0FFH) ; CR			
010F	72	285	DB (T1 AND 0FFH) ; T1			
0110	72	286	DB (T2 AND 0FFH) ; T2			
0111	72	287	DB (T3 AND 0FFH) ; T3			
0112	F9	288	DB (RJ AND 0FFH) ; RJ			
0113	A0	289	DB (SSOL AND 0FFH) ; SSOL			
		290				
		291				
		292				
0114	FB	293	INPUT: MOV A, R3			
0115	F226	294	JB7 YME			
0117	37	295	CPL A			
0118	D21C	296	JB6 NODECR			
011A	8A40	297	ORL P2, #40H ; SET DRQ FOR DMA			
011C	D61C	298	NODECR: JNIBF NODECR ; SHARED BY PARALLEL & DMA			

APPLICATIONS

1515-11 MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE 9
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

LOC	OBJ	SER	SOURCE STATEMENT	THIRTY STATE	LOC	OBJ
011E 22	299	IN	A, D8B	T2AH	51E	702E 0010
011F 537F	300	ANL	A, #7FH	7E.A	52E	05E 0010
0121 AA	301	MOV	R2, A	7E.A	53E	702E 0010
0122 3462	302	CALL	DECR ; DEC DMA COUNT FOR DMA & PARALLEL	7E.A	54E	05E 0010
0124 FA	303	MOV	A, R2 ; DATA STORED IN A & R2	VON	55E	00E 0010
0125 93	304	RETR	RET ; RETORE FLAGS	7E.A	56E	05E 0010
0126 04A5	305 YME:	JMP	CTS ; SERIAL, USE SERIAL INPUT ROUTINE	7E.A	57E	7E 7010
	306			7E.A	58E	7E 7010
0128 74ED	307 P6A:	CALL	SPCR ; CHECK FOR SPECIAL CASE CR	7E.A	59E	7E 7010
012A D24E	308	JB6	CHECK5	7E.A	60E	
012C B250	309	JB5	DATA ; CHECK FOR VALID CHAR.	7E.A	61E	
012E D309	310	XRL	A, #09H ; TAB ?	7E.A	62E	
0130 9656	311	JNZ	CMD ; COMMAND	7E.A	63E	
0132 B915	312 TAB:	MOV	R1, #15H ; R1 GETS TAB ID	7E.A	64E	
0134 BA03	313	MOV	R2, #03H	7E.A	65E	
0136 F1	314 P6BB:	MOV	A, @R1 ; CHECK TAB	7E.A	66E	
0137 F24D	315	JB7	TERROR ; LIMIT TAB TO 64K	7E.A	67E	
0139 D24D	316	JB6	TERROR	7E.A	68E	
013B 37	317	CPL	A	7E.A	69E	
013C 17	318	INC	A	7E.A	70E	
013D 68	319	MOV	A, @R1 ; R1 GETS TAB LOC.	7E.A	71E	
013E F1	320	MOV	A, @R1 ; R1 GETS TAB LOC.	7E.A	72E	
013F E645	321	JNC	P6AA ; FIND WHICH TAB	7E.A	73E	
0141 19	322	INC	R1	7E.A	74E	
0142 EA36	323	DJNZ	R2, P6BB	7E.A	75E	
0144 FC	324 SPRL:	MOV	A, R4 ; EXCEED ALL TAB, FILL IN BLANKS	7E.A	76E	
0145 AA	325 P6AA:	MOV	R2, A	7E.A	77E	
0146 B020	326 RTAB:	MOV	@R0, #20H	7E.A	78E	
0148 18	327	INC	R0	7E.A	79E	
0149 FA	328	MOV	A, R2	7E.A	80E	
014A D8	329	XRL	A, @R0 ; FILL IN BLANKS	7E.A	81E	
014B 9646	330	JNZ	RTAB	7E.A	82E	
014D 93	331 TERROR:	RETR		7E.A	83E	
	332			7E.A	84E	
014E B255	333 CHECK5:	JB5	SEND	7E.A	85E	
0150 FA	334 DATA:	MOV	A, R2	7E.A	86E	
0151 A0	335	MOV	@R0, A	7E.A	87E	
0152 18	336	INC	R0	7E.A	88E	
0153 54ED	337	CALL	PEON ; SET SPECIAL FLAG FOR LAST DATA CHARACTER	7E.A	89E	
0155 93	338 SEND:	RETR		7E.A	90E	
	339			7E.A	91E	
0156 B914	340 CMD:	MOV	R1, #14H ; R1 EQ INDEX	7E.A	92E	
0158 FA	341 P7C:	MOV	A, R2 ; A GETS CMD	7E.A	93E	
0159 17	342	INC	A	7E.A	94E	
015A D9	343	XRL	A, R1	7E.A	95E	
015B C660	344	JZ	FOUND ; MATCH ?	7E.A	96E	
015D E958	345	DJNZ	R1, P7C	7E.A	97E	
015F 93	346	RETR		7E.A	98E	
	347			7E.A	99E	
0160 F9	348 FOUND:	MOV	A, R1	7E.A	100E	
0161 B3	349	JMPF	@A ; JUMP INDIRECT TO CMD ROUTINE	7E.A	101E	
	350			7E.A	102E	
0162 FE	351 DECR:	MOV	A, R6	7E.A	103E	
0163 9670	352	JNZ	LARS ; DEC R6, R7 AS REG. PAIR, RET ON 0	7E.A	104E	
0165 4F	353	ORL	A, R7	7E.A	105E	

LOC	OBJ	SEQ	SOURCE STATEMENT	THISTAT2	30902	032	130	001
0166	966F	354	JNZ NRST	000 A	W1	000	SS	0110
0168	28	355	XCH A,R3	000 A	W1	000	SS	0110
0169	53BF	356	ANL A,#0BFH	000 A	W1	000	SS	0110
016B	28	357	JLX XCH A,R3	000 A	W1	000	SS	0110
016C	90	358	MOV STS,A	000 A	W1	000	SS	0110
016D	8A20	359	ORL P2,#20H	000 A	W1	000	SS	0110
016F	CF	360	NRST: DEC R4	000 A	W1	000	SS	0110
0170	CE	361	LAPS: DEC R6	000 A	W1	000	SS	0110
0171	93	362	RETR	000 A	W1	000	SS	0110
		363		000 A	W1	000	SS	0110
		364		000 A	W1	000	SS	0110
		365	*****	000 A	W1	000	SS	0110
		366	COMMAND LOOK UP TABLE	000 A	W1	000	SS	0110
		367	*****	000 A	W1	000	SS	0110
		368		000 A	W1	000	SS	0110
		369		000 A	W1	000	SS	0110
		370 T1	A = ADDR OF CMD JUMP IN CMD TABLE	000 A	W1	000	SS	0110
		371 T2	A = F.1 OR 0	000 A	W1	000	SS	0110
0172	17	372 T3	INC A	000 A	W1	000	SS	0110
0173	5303	373	ANL A,#03H	000 A	W1	000	SS	0110
0175	0315	374	ADD A,#15H	000 A	W1	000	SS	0110
0177	62	375 STAB	MOV T,A	000 A	W1	000	SS	0110
0178	3414	376	CALL INPUT	000 A	W1	000	SS	0110
017A	0318	377	ADD A,#18H	000 A	W1	000	SS	0110
017C	A9	378	MOV P1,A	000 A	W1	000	SS	0110
017D	42	379	MOV R1,A	000 A	W1	000	SS	0110
017E	29	380	XCH A,R1	000 A	W1	000	SS	0110
017F	A1	381	MOV R1,A	000 A	W1	000	SS	0110
0180	93	382	PETR	000 A	W1	000	SS	0110
		383		000 A	W1	000	SS	0110
0181	85	384 MLF	CLR F0	000 A	W1	000	SS	0110
0182	248A	385	JMP LF	000 A	W1	000	SS	0110
		386		000 A	W1	000	SS	0110
0184	97	387 TOF	CLR C	000 A	W1	000	SS	0110
0185	A7	388	CPL C	000 A	W1	000	SS	0110
0186	248A	389	JMP LF	000 A	W1	000	SS	0110
		390		000 A	W1	000	SS	0110
0188	85	391 SLF	CLR F0	000 A	W1	000	SS	0110
0189	95	392	MOV R1,A	000 A	W1	000	SS	0110
018A	F69C	393 LF	JC P12B	000 A	W1	000	SS	0110
018C	B693	394	JF0 P12A	000 A	W1	000	SS	0110
018E	3414	395	CALL INPUT	000 A	W1	000	SS	0110
0190	AA	396	MOV R2,A	000 A	W1	000	SS	0110
0191	C698	397	JZ P12C	000 A	W1	000	SS	0110
0193	140F	398 P12A	CALL PF	000 A	W1	000	SS	0110
0195	F69C	399	JC P12B	000 A	W1	000	SS	0110
0197	B698	400	JF0 P12C	000 A	W1	000	SS	0110
0199	EA93	401	DJNZ R2,P12A	000 A	W1	000	SS	0110
019B	93	402 P12C	RETR	000 A	W1	000	SS	0110
019C	0A	403 P12B	IN A,P2	000 A	W1	000	SS	0110
019D	3293	404	JB1 P12A	000 A	W1	000	SS	0110
019F	93	405	RETR	000 A	W1	000	SS	0110
		406		000 A	W1	000	SS	0110
01A0	3414	407 SSOL	CALL INPUT	000 A	W1	000	SS	0110
01A2	28	408	XCH A,R3	000 A	W1	000	SS	0110

APPLICATIONS

ISIS-II MCS-48/UFI-41 MACRO ASSEMBLER, V2.0 PAGE 41
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

LOC	OBJ	SEQ	SOURCE STATEMENT
01A3	53F8	409	ANL A, #0F8H ; CLEAR PREV. SOL. TIME
01A5	68	410	ADD A, R3
01A6	2B	411	XCH A, R3
01A7	93	412	RETR
01A8	FB	413	MOV A, R3 ; 32 CHARACTER BUFFER
01A9	4310	415	ORL A, #10H
01AB	53DF	416	ANL A, #0DFH
01AD	AB	417	MOV R3, A
01AE	BC39	418	MOV R4, #39H ; 33 CHAR. /LINE
01B0	0412	419	JMP AGAIN
01B2	8A04	421	ORL P2, #04H ; SET G02
01B4	93	422	RETR
01B5	8A08	424	ORL P2, #08H ; SET G01
01B7	93	425	RETR
01B8	9AFB	427	ANL P2, #0FBH ; RESET G02
01BA	93	428	RETR
01BB	9AF7	430	ANL P2, #0F7H ; RESET G01
01BD	93	431	RETR
01BE	89FF	433	RESET: ORL P1, #0FFH ; RESET PORT 1
01C0	23BF	434	MOV A, #0BFH
01C2	3A	435	OUTL P2, A ; RESET PORT 2
01C3	FB	436	MOV A, R3 ; RESET CMD EXCEPT FOR SERIAL & SOL
01C4	5387	437	ANL A, #87H
01C6	AB	438	MOV R3, A
01C7	040E	439	JMP CLR1 ; CLEAR STS & RESET STACK
01C9	1474	440	SOMA: CALL DMAIN
01CB	AE	441	MOV R6, A ; LOAD DMA COUNTERS
01CC	1474	442	CALL DMAIN
01CE	9ADF	443	ANL P2, #0DFH ; CLEAR INT. PIN
01D0	AF	444	MOV R7, A
01D1	4E	445	ORL A, R6
01D2	C662	446	JZ DECR
01D4	3462	447	CALL DECR
01D6	2B	448	XCH A, R3
01D7	4340	449	ORL A, #40H ; SET DMA FLAG
01D9	2B	450	XCH A, R3
01DA	2310	451	MOV A, #10H ; SET FLAG FOR TELL HOST DMA ON
01DC	90	452	MOV STS, A
01DD	93	453	RETR
01DE	42	455	CR: MOV A, T0 ; CHECK BMAX+1 FLAG
01DF	D300	456	XRL A, #00H ; IF BUFF. PRINTED AUTO, NO CR
01E1	9644	457	JNZ SPRL
01E3	93	458	RETR
01E4	FB	461	B40: MOV A, R3 ; 40 CHARACTER BUFFER
01E5	53CF	462	ANL A, #0CFH
01E7	AB	463	MOV R3, A

APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE 12
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

LOC	OBJ	SEQ	SOURCE STATEMENT
01E8	0410	464	JMP CLEAR
		465	
		466	
		467	
01EA	2320	468	DWDE: MOV A, #20H ; DOUBLE WIDE PRINT MODE
01EC	4B	469	ORL A, R3 ; SET DW BIT
01ED	AB	470	MOV R3, A
01EE	B818	471	MOV R0, #18H ; CLEAR BUFFER POINTER
01F0	FC	472	MOV A, R4
01F1	D2F6	473	JBG Y0
01F3	BC2A	474	MOV R4, #2AH ; 32 CHAR. BUFFER
01F5	93	475	RETR
01F6	BC2C	476	MOV R4, #2CH ; 40 CHAR. BUFFER
01F8	93	477	RETR
		478	
01F9	FB	479	RJ: MOV A, R3 ; SET RJ BIT IN CMD
01FA	4308	480	ORL A, #08H
01FC	AB	481	MOV R3, A
01FD	93	482	RETR
		483	
		484	
		485	
		486	*****
		487	; HBIT SUBR. AND THE DATA CONSTANTS ARE IN PAGE 3
		488	*****
		489	
03E0		490	ORG 2E0H
		491	
03E0	22	492	HBIT IN A, DBB ; CHECK DBB FOR BAUD RATE
03E1	43F8	493	ORL A, #0F8H
03E3	A3	494	MOV A, #A
03E4	AE	495	MOV R6, A
03E5	BF03	496	LOOP1: MOV P7, #03H ; 25US PER LOOP PAIR
03E7	EFE7	497	LOOP2: DJNZ R7, LOOP2
03E9	EEE5	498	DJNZ R6, LOOP1
03EB	0A	499	IN A, P2
03EC	93	500	RETR
		501	
03ED	D300	502	SPCR: XRL A, #00H ; CHECK CR FLAG, EXIT IF TRUE
03EF	96F5	503	JNZ XCR
03F1	34DE	504	CALL CR
03F3	BAFF	505	MOV R2, #0FFH ; DO NOT EXECUTE CP TWICE
03F5	FA	506	XCR: MOV A, R2
03F6	62	507	MOV T, A
03F7	93	508	RETR
		509	
03F8		510	ORG 3F8H
		511	
03F8	B2	512	DB 0B2H ; 110 BAUD
03F9	84	513	DB 084H ; 150
03FA	40	514	DB 40H ; 300
03FB	1F	515	DB 1FH ; 600
03FC	0E	516	DB 0EH ; 1200
03FD	06	517	DB 06H ; 2400
03FE	02	518	DB 02H ; 4800

APPLICATIONS

0 SWISIS-11 MCS-48/UPI-41 MACRO ASSEMBLER, V2 0 13 PAGE 0 13
0 LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

INSTR	LOC	OBJ	SEQ	STATEMENT	INSTR	LOC	OBJ	SEQ	STATEMENT	
H	HRT	03FF 02	519	DB 02H ; 4800	HRT	00	520	DB 02H ; 4800	HRT	00
HRT	00	520	DB 02H ; 4800	HRT	00	521	DB 02H ; 4800	HRT	00	
HRT	00	521	*****	HRT	00	522	*****	HRT	00	
HRT	00	522	OTHER THAN CHAR TABLE; WAIT AND X52 ROUTINES EXIST IN PAGE 2	HRT	00	523	*****	HRT	00	
HRT	00	523	*****	HRT	00	524	*****	HRT	00	
HRT	00	524	*****	HRT	00	525	*****	HRT	00	
HRT	02E0 531F	525	ORG 2E0H	HRT	00	526	*****	HRT	00	
HRT	02E2 A9	526	X52 ANLSB A, #1FH ; FIND & ADJUST CHARACTER INDEX	HRT	00	527	*****	HRT	00	
HRT	02E3 E7	527	MOV R1, A ; MULTIPLY INDEX BY 2	HRT	00	528	*****	HRT	00	
HRT	02E4 E7	528	RL A	HRT	00	529	*****	HRT	00	
HRT	02E5 69	529	RL A	HRT	00	530	*****	HRT	00	
HRT	02E6 69	530	ADD A, R1	HRT	00	531	*****	HRT	00	
HRT	02E7 69	531	ADD A, R1	HRT	00	532	*****	HRT	00	
HRT	02E8 6A	532	ADD A, R1	HRT	00	533	*****	HRT	00	
HRT	02E9 B6F5	533	ADD A, R2 ; ADD COLUMN INDEX TO CHARACTER INDEX	HRT	00	534	*****	HRT	00	
HRT	02EB E3	534	JF0 PAGE3	HRT	00	535	*****	HRT	00	
HRT	02EC 83	535	MOV R3, A, #0	HRT	00	536	*****	HRT	00	
HRT	02ED FC	536	RET	HRT	00	537	*****	HRT	00	
HRT	02EE D8	537	PEON ; SET SPECIAL OR FLAG IF LAST CHAR IS DATA	HRT	00	538	*****	HRT	00	
HRT	02EF 96F4	538	MOV R4, R0	HRT	00	539	*****	HRT	00	
HRT	02F1 230D	539	XRL R4, R0	HRT	00	540	*****	HRT	00	
HRT	02F3 62	540	JNZ F5PA	HRT	00	541	*****	HRT	00	
HRT	02F4 93	541	MOV A, #0DH	HRT	00	542	*****	HRT	00	
HRT	02F5 A3	542	MOV T, A	HRT	00	543	*****	HRT	00	
HRT	02F6 85	543	F5PA RETR	HRT	00	544	*****	HRT	00	
HRT	02F7 83	544	MOV R5, R0	HRT	00	545	*****	HRT	00	
HRT	02F8 BD06	545	MOV R5, R0	HRT	00	546	*****	HRT	00	
HRT	02FA EDFA	546	MOV R5, R0	HRT	00	547	*****	HRT	00	
HRT	02FC 07	547	MOV R5, R0	HRT	00	548	*****	HRT	00	
HRT	02FD 96F8	548	MOV R5, R0	HRT	00	549	*****	HRT	00	
HRT	02FE 93	549	MOV R5, R0	HRT	00	550	*****	HRT	00	
HRT	00	550	MOV R5, R0	HRT	00	551	*****	HRT	00	
HRT	00	551	MOV R5, R0	HRT	00	552	*****	HRT	00	
HRT	00	552	MOV R5, R0	HRT	00	553	*****	HRT	00	
HRT	00	553	MOV R5, R0	HRT	00	554	*****	HRT	00	
HRT	00	554	MOV R5, R0	HRT	00	555	*****	HRT	00	
HRT	00	555	MOV R5, R0	HRT	00	556	*****	HRT	00	
HRT	00	556	*****	HRT	00	557	*****	HRT	00	
HRT	00	557	*****	HRT	00	558	*****	HRT	00	
HRT	00	558	*****	HRT	00	559	*****	HRT	00	
HRT	00	559	*****	HRT	00	560	*****	HRT	00	
HRT	00	560	*****	HRT	00	561	*****	HRT	00	
HRT	00	561	*****	HRT	00	562	*****	HRT	00	
HRT	00	562	*****	HRT	00	563	*****	HRT	00	
HRT	00	563	*****	HRT	00	564	*****	HRT	00	
HRT	00	564	*****	HRT	00	565	*****	HRT	00	
HRT	00	565	*****	HRT	00	566	*****	HRT	00	
HRT	00	566	*****	HRT	00	567	*****	HRT	00	
HRT	00	567	*****	HRT	00	568	*****	HRT	00	
HRT	00	568	*****	HRT	00	569	*****	HRT	00	
HRT	00	569	*****	HRT	00	570	*****	HRT	00	
HRT	00	570	*****	HRT	00	571	*****	HRT	00	
HRT	00	571	*****	HRT	00	572	*****	HRT	00	
HRT	00	572	*****	HRT	00	573	*****	HRT	00	
HRT	00	573	*****	HRT	00	574	*****	HRT	00	
HRT	00	574	*****	HRT	00	575	*****	HRT	00	
HRT	00	575	*****	HRT	00	576	*****	HRT	00	
HRT	00	576	*****	HRT	00	577	*****	HRT	00	
HRT	00	577	*****	HRT	00	578	*****	HRT	00	
HRT	00	578	*****	HRT	00	579	*****	HRT	00	
HRT	00	579	*****	HRT	00	580	*****	HRT	00	
HRT	00	580	*****	HRT	00	581	*****	HRT	00	
HRT	00	581	*****	HRT	00	582	*****	HRT	00	
HRT	00	582	*****	HRT	00	583	*****	HRT	00	
HRT	00	583	*****	HRT	00	584	*****	HRT	00	
HRT	00	584	*****	HRT	00	585	*****	HRT	00	
HRT	00	585	*****	HRT	00	586	*****	HRT	00	
HRT	00	586	*****	HRT	00	587	*****	HRT	00	
HRT	00	587	*****	HRT	00	588	*****	HRT	00	
HRT	00	588	*****	HRT	00	589	*****	HRT	00	
HRT	00	589	*****	HRT	00	590	*****	HRT	00	
HRT	00	590	*****	HRT	00	591	*****	HRT	00	
HRT	00	591	*****	HRT	00	592	*****	HRT	00	
HRT	00	592	*****	HRT	00	593	*****	HRT	00	
HRT	00	593	*****	HRT	00	594	*****	HRT	00	
HRT	00	594	*****	HRT	00	595	*****	HRT	00	
HRT	00	595	*****	HRT	00	596	*****	HRT	00	
HRT	00	596	*****	HRT	00	597	*****	HRT	00	
HRT	00	597	*****	HRT	00	598	*****	HRT	00	
HRT	00	598	*****	HRT	00	599	*****	HRT	00	
HRT	00	599	*****	HRT	00	600	*****	HRT	00	
HRT	00	600	*****	HRT	00	601	*****	HRT	00	
HRT	00	601	*****	HRT	00	602	*****	HRT	00	
HRT	00	602	*****	HRT	00	603	*****	HRT	00	
HRT	00	603	*****	HRT	00	604	*****	HRT	00	
HRT	00	604	*****	HRT	00	605	*****	HRT	00	
HRT	00	605	*****	HRT	00	606	*****	HRT	00	
HRT	00	606	*****	HRT	00	607	*****	HRT	00	
HRT	00	607	*****	HRT	00	608	*****	HRT	00	
HRT	00	608	*****	HRT	00	609	*****	HRT	00	
HRT	00	609	*****	HRT	00	610	*****	HRT	00	
HRT	00	610	*****	HRT	00	611	*****	HRT	00	
HRT	00	611	*****	HRT	00	612	*****	HRT	00	
HRT	00	612	*****	HRT	00	613	*****	HRT	00	
HRT	00	613	*****	HRT	00	614	*****	HRT	00	
HRT	00	614	*****	HRT	00	615	*****	HRT	00	
HRT	00	615	*****	HRT	00	616	*****	HRT	00	
HRT	00	616	*****	HRT	00	617	*****	HRT	00	
HRT	00	617	*****	HRT	00	618	*****	HRT	00	
HRT	00	618	*****	HRT	00	619	*****	HRT	00	
HRT	00	619	*****	HRT	00	620	*****	HRT	00	
HRT	00	620	*****	HRT	00	621	*****	HRT	00	
HRT	00	621	*****	HRT	00	622	*****	HRT	00	
HRT	00	622	*****	HRT	00	623	*****	HRT	00	
HRT	00	623	*****	HRT	00	624	*****	HRT	00	
HRT	00	624	*****	HRT	00	625	*****	HRT	00	
HRT	00	625	*****	HRT	00	626	*****	HRT	00	
HRT	00	626	*****	HRT	00	627	*****	HRT	00	
HRT	00	627	*****	HRT	00	628	*****	HRT	00	
HRT	00	628	*****	HRT	00	629	*****	HRT	00	
HRT	00	629	*****	HRT	00	630	*****	HRT	00	
HRT	00	630	*****	HRT	00	631	*****	HRT	00	
HRT	00	631	*****	HRT	00	632	*****	HRT	00	
HRT	00	632	*****	HRT	00	633	*****	HRT	00	
HRT	00	633	*****	HRT	00	634	*****	HRT	00	
HRT	00	634	*****	HRT	00	635	*****	HRT	00	
HRT	00	635	*****	HRT	00	636	*****	HRT	00	
HRT	00	636	*****	HRT	00	637	*****	HRT	00	
HRT	00	637	*****	HRT	00	638	*****	HRT	00	
HRT	00	638	*****	HRT	00	639	*****	HRT	00	
HRT	00	639	*****	HRT	00	640	*****	HRT	00	
HRT	00	640	*****	HRT	00	641	*****	HRT	00	
HRT	00	641	*****	HRT	00	642	*****	HRT	00	
HRT	00	642	*****	HRT	00	643	*****	HRT	00	
HRT	00	643	*****	HRT	00	644	*****	HRT	00	
HRT	00	644	*****	HRT	00	645	*****	HRT	00	
HRT	00	645	*****	HRT	00	646	*****	HRT	00	
HRT	00	646	*****	HRT	00	647	*****	HRT	00	
HRT	00	647	*****	HRT	00	648	*****	HRT	00	
HRT	00	648	*****	HRT	00	649	*****	HRT	00	
HRT	00	649	*****	HRT	00	650	*****	HRT	00	
HRT	00	650	*****	HRT	00	651	*****	HRT	00	
HRT	00	651	*****	HRT	00	652	*****	HRT	00	
HRT	00	652	*****	HRT	00	653	*****	HRT	00	
HRT	00	653	*****	HRT	00	654	*****	HRT	00	
HRT	00	654	*****	HRT	00	655	*****	HRT	00	
HRT	00	655	*****	HRT	00	656	*****	HRT	00	
HRT	00	656	*****	HRT	00	657	*****	HRT	00	
HRT	00	657	*****	HRT	00	658	*****	HRT	00	
HRT	00	658	*****	HRT	00	659	*****	HRT	00	
HRT	00	659	*****	HRT	00	660	*****	HRT	00	
HRT	00	660	*****	HRT	00	661	*****	HRT	00	
HRT	00	661	*****	HRT	00	662	*****	HRT	00	
HRT	00	662	*****	HRT	00	663	*****	HRT	00	
HRT	00	663	*****	HRT	00	664	*****	HRT	00	
HRT	00	664	*****	HRT	00	665	*****	HRT	00	
HRT	00	665	*****	HRT	00	666	*****	HRT	00	
HRT	00	666	*****	HRT	00	667	*****	HRT	00	
HRT	00	667	*****	HRT	00	668	*****	HRT	00	
HRT	00	668	*****	HRT	00	669	*****	HRT	00	
HRT	00	669	*****	HRT	00	670	*****	HRT	00	
HRT	00	670	*****	HRT	00	671	*****	HRT	00	
HRT	00	671	*****	HRT	00	672	*****	HRT	00	
HRT	00	672	*****	HRT	00	673	*****	HRT	00	
HRT	00	673	*****	HRT	00	674	*****	HRT	00	
HRT	00	674	*****	HRT	00	675	*****	HRT	00	
HRT	00	675	*****	HRT	00	676	*****	HRT	00	
HRT	00	676	*****	HRT	00	677	*****	HRT	00	
HRT	00	677	*****	HRT	00	678	*****	HRT	00	
HRT	00	678	*****	HRT	00	679	*****	HRT	00	
HRT	00	679	*****	HRT	00	680	*****	HRT	00	
HRT	00	680	*****	HRT	00	681	*****	HRT	00	
HRT	00	681	*****	HRT	00	682	*****	HRT	00	
HRT	00	682	*****	HRT	00	683	*****	HRT	00	
HRT	00	683	*****	HRT	00	684	*****	HRT	00	
HRT	00	684	*****	HRT	00	685	*****	HRT	00	
HRT	00	685	*****	HRT	00	686	*****	HRT	00	
HRT	00	686	*****	HRT	00	687	*****	HRT	00	
HRT	00	687	*****	HRT	00</					

LOC	OBJ	SEQ	SOURCE STATEMENT	THAN STATE	LOC	OBJ	SEQ	SOURCE STATEMENT	THAN STATE
0209	5B	574	DB 5BH ;	000*----	0239	7F	629	DB 7FH ;	H
020A	3F	575	DB 3FH ;	-----*	023A	77	630	DB 77H	
020B	5B	576	DB 5BH ;	-----*	023B	7F	631	DB 7FH	
020C	6F	577	DB 6FH ;	-----*	023C	77	632	DB 77H	
020D	70	578	DB 70H ;	-----*	023D	7F	633	DB 7FH	
		579		-----*	023E	00	634	DB 00H	
020E	3E	580	DB 3EH ;	B			635		
020F	41	581	DB 41H ;		023F	7F	636	DB 7FH	I
0210	3E	582	DB 3EH ;		0240	3E	637	DB 3EH	
0211	77	583	DB 77H		0241	7F	638	DB 7FH	
0212	3E	584	DB 3EH		0242	00	639	DB 00H	
0213	77	585	DB 77H		0243	7F	640	DB 7FH	
0214	49	586	DB 49H		0244	3E	641	DB 3EH	
		587			0245	7F	642	DB 7FH	
0215	41	588	DB 41H ;				643		
0216	3E	589	DB 3EH		0246	7D	644	DB 7DH	J
0217	7F	590	DB 7FH		0247	7E	645	DB 7EH	
0218	3E	591	DB 3EH		0248	7F	646	DB 7FH	
0219	7F	592	DB 7FH		0249	7E	647	DB 7EH	
021A	3E	593	DB 3EH		024A	7F	648	DB 7FH	
021B	5D	594	DB 5DH		024B	7E	649	DB 7EH	
		595			024C	01	650	DB 01H	
021C	3E	596	DB 3EH ;	D			651		
021D	41	597	DB 41H		024D	00	652	DB 00H	K
021E	3E	598	DB 3EH		024E	7F	653	DB 7FH	
021F	7F	599	DB 7FH		024F	6F	654	DB 6FH	
0220	3E	600	DB 3EH		0250	77	655	DB 77H	
0221	7F	601	DB 7FH		0251	5B	656	DB 5BH	
0222	41	602	DB 41H		0252	7D	657	DB 7DH	
		603			0253	3E	658	DB 3EH	
0223	00	604	DB 00H ;	E			659		
0224	7F	605	DB 7FH		0254	00	660	DB 00H	
0225	3E	606	DB 3EH		0255	7F	661	DB 7FH	
0226	7F	607	DB 7FH		0256	7E	662	DB 7EH	L
0227	3E	608	DB 3EH		0257	7F	663	DB 7FH	
0228	7F	609	DB 7FH		0258	7E	664	DB 7EH	
0229	3E	610	DB 3EH		0259	7F	665	DB 7FH	
		611			025A	7E	666	DB 7EH	
022A	00	612	DB 00H ;	F			667		
022B	7F	613	DB 7FH		025B	40	668	DB 40H	M
022C	37	614	DB 37H		025C	3F	669	DB 3FH	
022D	7F	615	DB 7FH		025D	5F	670	DB 5FH	
022E	37	616	DB 37H		025E	67	671	DB 67H	
022F	7F	617	DB 7FH		025F	5F	672	DB 5FH	
0230	3F	618	DB 3FH		0260	3F	673	DB 3FH	
		619			0261	40	674	DB 40H	
0231	41	620	DB 41H ;	G			675		
0232	3E	621	DB 3EH		0262	20	676	DB 20H	
0233	7F	622	DB 7FH		0263	5F	677	DB 5FH	N
0234	3E	623	DB 3EH		0264	6F	678	DB 6FH	
0235	7B	624	DB 7BH		0265	77	679	DB 77H	
0236	3E	625	DB 3EH		0266	7B	680	DB 7BH	
0237	59	626	DB 59H		0267	7D	681	DB 7DH	
		627			0268	02	682	DB 02H	
0238	00	628	DB 00H ;				683		

APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE 16
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

LOC	OBJ	SEQ	SOURCE STATEMENT
0269	41	684	DB 3 41H
026A	3E	685	DB 3 3EH
026B	7F	686	DB 3 7FH
026C	3E	687	DB 3 3EH
026D	7F	688	DB 3 7FH
026E	3E	689	DB 3 3EH
026F	41	690	DB 3 41H
0270	00	691	DB 3 00H
0271	7F	693	DB 3 7FH
0272	37	694	DB 3 37H
0273	7F	695	DB 3 7FH
0274	37	696	DB 3 37H
0275	7F	697	DB 3 7FH
0276	4F	698	DB 3 4FH
0277	41	700	DB 3 41H
0278	3E	701	DB 3 3EH
0279	7F	702	DB 3 7FH
027A	3F	703	DB 3 3FH
027B	7A	704	DB 3 7AH
027C	3D	705	DB 3 3DH
027D	42	706	DB 3 42H
027E	00	708	DB 3 00H
027F	7F	709	DB 3 7FH
0280	37	710	DB 3 37H
0281	7F	711	DB 3 7FH
0282	33	712	DB 3 33H
0283	7D	713	DB 3 7DH
0284	4E	714	DB 3 4EH
0285	4D	716	DB 3 4DH
0286	36	717	DB 3 36H
0287	7F	718	DB 3 7FH
0288	36	719	DB 3 36H
0289	7F	720	DB 3 7FH
028A	36	721	DB 3 36H
028B	59	722	DB 3 59H
028C	3F	724	DB 3 3FH
028D	7F	725	DB 3 7FH
028E	3F	726	DB 3 3FH
028F	40	727	DB 3 40H
0290	3F	728	DB 3 3FH
0291	7F	729	DB 3 7FH
0292	3F	730	DB 3 3FH
0293	01	732	DB 3 01H
0294	7E	733	DB 3 7EH
0295	7F	734	DB 3 7FH
0296	7E	735	DB 3 7EH
0297	7F	736	DB 3 7FH
0298	7E	737	DB 3 7EH
0299	01	738	DB 3 01H

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 PAGE 17
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE

LOC	OBJ	SEQ	SOURCE STATEMENT
029A	07	739	DB 3 07H
029B	7B	740	DB 3 7BH
029C	7D	742	DB 3 7DH
029D	7E	743	DB 3 7EH
029E	7D	744	DB 3 7DH
029F	7B	745	DB 3 7BH
02A0	07	746	DB 3 07H
02A1	01	748	DB 3 01H
02A2	7E	749	DB 3 7EH
02A3	7D	750	DB 3 7DH
02A4	73	751	DB 3 73H
02A5	7D	752	DB 3 7DH
02A6	7E	753	DB 3 7EH
02A7	01	754	DB 3 01H
02A8	3E	756	DB 3 3EH
02A9	5D	757	DB 3 5DH
02AA	68	758	DB 3 68H
02AB	77	759	DB 3 77H
02AC	68	760	DB 3 68H
02AD	5D	761	DB 3 5DH
02AE	3E	762	DB 3 3EH
02AF	3F	764	DB 3 3FH
02B0	5F	765	DB 3 5FH
02B1	6F	766	DB 3 6FH
02B2	70	767	DB 3 70H
02B3	6F	768	DB 3 6FH
02B4	5F	769	DB 3 5FH
02B5	3F	770	DB 3 3FH
02B6	3E	772	DB 3 3EH
02B7	7D	773	DB 3 7DH
02B8	3A	774	DB 3 3AH
02B9	77	775	DB 3 77H
02BA	2E	776	DB 3 2EH
02BB	5F	777	DB 3 5FH
02BC	3E	778	DB 3 3EH
02BD	00	780	DB 3 00H
02BE	7F	781	DB 3 7FH
02BF	3E	782	DB 3 3EH
02C0	7F	783	DB 3 7FH
02C1	3E	784	DB 3 3EH
02C2	7F	785	DB 3 7FH
02C3	7F	786	DB 3 7FH
02C4	3F	788	DB 3 3FH
02C5	5F	789	DB 3 5FH
02C6	6F	790	DB 3 6FH
02C7	77	791	DB 3 77H
02C8	7B	792	DB 3 7BH
02C9	7D	793	DB 3 7DH

APPLICATIONS

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0-1978-201 PAGE 12-18
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE 231X32 0401 34J

LOC	OBJ	SEQ	12	33	SOURCE STATEMENT	180	30J
02CA	7E	794		DB	7EH		
		795	00		00H	50	0050
02CB	7F	796	01	DB	7FH	07	0050
02CC	7F	797	00	DB	7FH	07	0050
02CD	3E	798	00	DB	3EH	37	0050
02CE	7F	799	00	DB	7FH	07	0050
02CF	3E	800	00	DB	3EH	07	0050
02D0	7F	801	00	DB	7FH	70	0050
02D1	00	802		DB	00H		
		803	00		00H	10	0050
02D2	77	804	00	DB	77H	37	0050
02D3	6F	805	00	DB	6FH	07	0050
02D4	5F	806	00	DB	5FH	07	0050
02D5	20	807	00	DB	20H	07	0050
02D6	5F	808	00	DB	5FH	37	0050
02D7	6F	809	00	DB	6FH	10	0050
02D8	77	810		DB	77H		
		811	00		00H	30	0050
02D9	7E	812	00	DB	7EH	00	0050
02DA	7F	813	00	DB	7FH	00	0050
02DB	7E	814	00	DB	7EH	77	0050
02DC	7F	815	00	DB	7FH	00	0050
02DD	7C	816	00	DB	7EH	00	0050
02DE	7F	817	00	DB	7FH	30	0050
02DF	7E	818		DB	7EH		
		819	00		00H	70	0050
		820	00		00H	70	0050
		821	00		00H	70	0050
822 ; *****							
823 ; CHAR. TABLE ON PAGE 3							
824 ; MSB IS IGNORED, DATA INVERTED							
825 ; SEE EXAMPLE (A) IN PAGE 2 OF ROM							
826 ; *****							
		827	00		00H	30	0050
0300		828	00	ORG	300H	07	0050
		829	00		00H	00	0050
0300	7F	830	00	DB	7FH		BLANK
0301	7F	831	00	DB	7FH	30	0050
0302	7F	832	00	DB	7FH	70	0050
0303	7F	833	00	DB	7FH	30	0050
0304	7F	834		DB	7FH		
0305	7F	835	00	DB	7FH	00	0050
0306	7F	836	00	DB	7FH	70	0050
		837	00		00H	30	0050
0307	7F	838	00	DB	7FH	70	0050
0308	7F	839	00	DB	7FH	30	0050
0309	7F	840	00	DB	7FH	70	0050
030A	02	841	00	DB	02H	70	0050
030B	7F	842		DB	7FH		
030C	7F	843	00	DB	7FH	70	0050
030D	7F	844	00	DB	7FH	70	0050
		845	00		00H	70	0050
030E	7F	846	00	DB	7FH	70	0050
030F	7F	847	00	DB	7FH	07	0050
0310	0F	848	00	DB	0FH	07	0050

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0-1978-201 PAGE 12-19
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE 0401 34J

LOC	OBJ	SEQ	12	33	SOURCE STATEMENT	180	30J
0311	7F	849		DB	7FH	10	0050
0312	0F	850		DB	0FH	30	0050
0313	7F	851		DB	7FH	70	0050
0314	7F	852		DB	7FH	30	0050
		853			00H	70	0050
0315	6B	854		DB	6BH	30	0050
0316	7F	855		DB	7FH	10	0050
0317	00	856		DB	00H		
0318	7F	857		DB	7FH	00	0050
0319	00	858		DB	00H	70	0050
031A	7F	859		DB	7FH	70	0050
031B	6B	860		DB	6BH	70	0050
		861			00H	70	0050
031C	4D	862		DB	4DH	70	0050
031D	36	863		DB	36H	70	0050
031E	7F	864		DB	7FH		
031F	00	865		DB	00H	10	0050
0320	7F	866		DB	7FH	30	0050
0321	36	867		DB	36H	70	0050
0322	59	868		DB	59H	70	0050
		869			00H	70	0050
0323	0E	870		DB	0EH	00	0050
0324	7D	871		DB	7DH	30	0050
0325	0B	872		DB	0BH		
0326	77	873		DB	77H	00	0050
0327	6B	874		DB	6BH	70	0050
0328	5F	875		DB	5FH	70	0050
0329	38	876		DB	38H	70	0050
		877			00H	70	0050
032A	49	878		DB	49H	07	0050
032B	36	879		DB	36H	30	0050
032C	7F	880		DB	7FH		
032D	37	881		DB	37H	00	0050
032E	5A	882		DB	5AH	30	0050
032F	7D	883		DB	7DH	70	0050
0330	72	884		DB	72H	30	0050
		885			00H	70	0050
0331	7F	886		DB	7FH	00	0050
0332	7F	887		DB	7FH	00	0050
0333	7F	888		DB	7FH		
0334	0F	889		DB	0FH	30	0050
0335	7F	890		DB	7FH	70	0050
0336	7F	891		DB	7FH	70	0050
0337	7F	892		DB	7FH	00	0050
		893			00H	70	0050
0338	7F	894		DB	7FH	70	0050
0339	63	895		DB	63H	70	0050
033A	5D	896		DB	5DH		
033B	3E	897		DB	3EH	00	0050
033C	7F	898		DB	7FH	30	0050
033D	7F	899		DB	7FH	70	0050
033E	7F	900		DB	7FH	30	0050
		901			00H	70	0050
033F	7F	902		DB	7FH	70	0050
0340	7F	903		DB	7FH	00	0050

APPLICATIONS

IS15-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0-23 PAGE 2120
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE 0805 39J

LOC	OBJ	INSTR	SEQ	SOURCE STATEMENT	LOC	OBJ	INSTR	SEQ	SOURCE STATEMENT
0341	7F		904	DB 7FH					
0342	3E	HFS	905	DB 3EH					
0343	5D	HFS	906	DB 5DH					
0344	63	HFS	907	DB 63H					
0345	7F	HFS	908	DB 7FH					
		HFS	909						
0346	77	HFS	910	DB 77H					
0347	5D	HFS	911	DB 5DH					
0348	68		912	DB 68H					
0349	14	HFS	913	DB 14H					
034A	68	HFS	914	DB 68H					
034B	5D	HFS	915	DB 5DH					
034C	77	HFS	916	DB 77H					
		HFS	917						
034D	77	HFS	918	DB 77H					
034E	7F	HFS	919	DB 7FH					
034F	77		920	DB 77H					
0350	49		921	DB 49H					
0351	77		922	DB 77H					
0352	7F		923	DB 7FH					
0353	77		924	DB 77H					
			925						
0354	7F		926	DB 7FH					
0355	7F		927	DB 7FH					
0356	7F		928	DB 7FH					
0357	7E		929	DB 7EH					
0358	79		930	DB 79H					
0359	7F		931	DB 7FH					
035A	7F		932	DB 7FH					
			933						
035B	7B		934	DB 7BH					
035C	7F		935	DB 7FH					
035D	7B		936	DB 7BH					
035E	7F		937	DB 7FH					
035F	7B		938	DB 7BH					
0360	7F		939	DB 7FH					
0361	7B		940	DB 7BH					
			941						
0362	7F		942	DB 7FH					
0363	7F		943	DB 7FH					
0364	7F		944	DB 7FH					
0365	7E		945	DB 7EH					
0366	7F		946	DB 7FH					
0367	7F		947	DB 7FH					
0368	7F		948	DB 7FH					
			949						
0369	7E		950	DB 7EH					
036A	7D		951	DB 7DH					
036B	7B		952	DB 7BH					
036C	77		953	DB 77H					
036D	6F		954	DB 6FH					
036E	5F		955	DB 5FH					
036F	3F		956	DB 3FH					
			957						
0370	41		958	DB 41H					

IS15-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0-23 PAGE 2121
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE 0805 39J

LOC	OBJ	INSTR	SEQ	SOURCE STATEMENT	LOC	OBJ	INSTR	SEQ	SOURCE STATEMENT
0371	7F	HFS	959	DB 7FH					
0372	3A	HFS	960	DB 3AH					
0373	77	HFS	961	DB 77H					
0374	2E	HFS	962	DB 2EH					
0375	7F	HFS	963	DB 7FH					
0376	41	HFS	964	DB 41H					
		HFS	965						
0377	7F		966	DB 7FH					
0378	5E	HFS	967	DB 5EH					
0379	7F	HFS	968	DB 7FH					
037A	00	HFS	969	DB 00H					
037B	7F	HFS	970	DB 7FH					
037C	7E	HFS	971	DB 7EH					
037D	7F	HFS	972	DB 7FH					
		HFS	973						
037E	5C		974	DB 5CH					
037F	3B	HFS	975	DB 3BH					
0380	7E	HFS	976	DB 7EH					
0381	37	HFS	977	DB 37H					
0382	7E	HFS	978	DB 7EH					
0383	37	HFS	979	DB 37H					
0384	4E	HFS	980	DB 4EH					
		HFS	981						
0385	3D		982	DB 3DH					
0386	7E	HFS	983	DB 7EH					
0387	7F	HFS	984	DB 7FH					
0388	7E	HFS	985	DB 7EH					
0389	2F	HFS	986	DB 2FH					
038A	56	HFS	987	DB 56H					
038B	39	HFS	988	DB 39H					
		HFS	989						
038C	7B		990	DB 7BH					
038D	77	HFS	991	DB 77H					
038E	6B	HFS	992	DB 6BH					
038F	5F	HFS	993	DB 5FH					
0390	2D	HFS	994	DB 2DH					
0391	7F	HFS	995	DB 7FH					
0392	7B	HFS	996	DB 7BH					
		HFS	997						
0393	00		998	DB 00H					
0394	7E	HFS	999	DB 7EH					
0395	2F	HFS	1000	DB 2FH					
0396	7E	HFS	1001	DB 7EH					
0397	3F	HFS	1002	DB 3FH					
0398	6E	HFS	1003	DB 6EH					
0399	31	HFS	1004	DB 31H					
		HFS	1005						
039A	79		1006	DB 79H					
039B	76	HFS	1007	DB 76H					
039C	6F	HFS	1008	DB 6FH					
039D	56	HFS	1009	DB 56H					
039E	3F	HFS	1010	DB 3FH					
039F	76	HFS	1011	DB 76H					
03A0	79	HFS	1012	DB 79H					
		HFS	1013						

APPLICATIONS

1515-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0-20H PAGE 22
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE 0005 00J

LOC	OBJ	THRESHOLD	SEQUENCE	SOURCE STATEMENT	LOC	OBJ
03A1	3F	HPS	1014 00	DB 000 3FH ; 75 1500		
03A2	7F	HPS	1015 00	DB 000 7FH ; 80 1500		
03A3	38	HPS	1016 00	DB 000 38H ; 75 1500		
03A4	77	HPS	1017 00	DB 000 77H ; 35 1500		
03A5	2F	HPS	1018 00	DB 000 2FH ; 75 1500		
03A6	5F	HPS	1019 00	DB 000 5FH ; 15 1500		
03A7	3F	HPS	1020	DB 000 3FH ; 75 1500		
03A8	49	HPS	1021 00	DB 000 49H ; 80 1500		
03A9	36	HPS	1022 00	DB 000 36H ; 75 1500		
03AA	7F	HPS	1023 00	DB 000 7FH ; 80 1500		
03AB	36	HPS	1024 00	DB 000 36H ; 75 1500		
03AC	7F	HPS	1025 00	DB 000 7FH ; 35 1500		
03AD	36	HPS	1026 00	DB 000 36H ; 75 1500		
03AE	49	HPS	1027 00	DB 000 49H ; 80 1500		
03AF	4F	HPS	1028 00	DB 000 4FH ; 90 1500		
03B0	37	HPS	1029 00	DB 000 37H ; 75 1500		
03B1	7F	HPS	1030 00	DB 000 7FH ; 75 1500		
03B2	36	HPS	1031 00	DB 000 36H ; 75 1500		
03B3	7D	HPS	1032 00	DB 000 7DH ; 75 1500		
03B4	38	HPS	1033 00	DB 000 38H ; 35 1500		
03B5	47	HPS	1034 00	DB 000 47H ; 80 1500		
03B6	7F	HPS	1035 00	DB 000 7FH ; 75 1500		
03B7	7F	HPS	1036 00	DB 000 7FH ; 75 1500		
03B8	7F	HPS	1037 00	DB 000 7FH ; 75 1500		
03B9	6D	HPS	1038 00	DB 000 6DH ; 75 1500		
03BA	7F	HPS	1039 00	DB 000 7FH ; 75 1500		
03BB	7F	HPS	1040 00	DB 000 7FH ; 75 1500		
03BC	7F	HPS	1041 00	DB 000 7FH ; 75 1500		
03BD	7F	HPS	1042 00	DB 000 7FH ; 75 1500		
03BE	7F	HPS	1043 00	DB 000 7FH ; 75 1500		
03BF	7E	HPS	1044 00	DB 000 7EH ; 75 1500		
03C0	69	HPS	1045 00	DB 000 69H ; 75 1500		
03C1	7F	HPS	1046 00	DB 000 7FH ; 75 1500		
03C2	7F	HPS	1047 00	DB 000 7FH ; 75 1500		
03C3	7F	HPS	1048 00	DB 000 7FH ; 75 1500		
03C4	7F	HPS	1049 00	DB 000 7FH ; 75 1500		
03C5	77	HPS	1050 00	DB 000 77H ; 75 1500		
03C6	6B	HPS	1051 00	DB 000 6BH ; 75 1500		
03C7	5D	HPS	1052 00	DB 000 5DH ; 75 1500		
03C8	3E	HPS	1053 00	DB 000 3EH ; 75 1500		
03C9	7F	HPS	1054 00	DB 000 7FH ; 75 1500		
03CA	7F	HPS	1055 00	DB 000 7FH ; 75 1500		
03CB	6B	HPS	1056 00	DB 000 6BH ; 75 1500		
03CC	7F	HPS	1057 00	DB 000 7FH ; 75 1500		
03CD	6B	HPS	1058 00	DB 000 6BH ; 75 1500		
03CE	7F	HPS	1059 00	DB 000 7FH ; 75 1500		
03CF	6B	HPS	1060 00	DB 000 6BH ; 75 1500		
03D0	7F	HPS	1061 00	DB 000 7FH ; 75 1500		
03D1	6B	HPS	1062 00	DB 000 6BH ; 75 1500		

1515-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0-20H PAGE 23
LRC 7040 SERIES PRINTER CONTROLLER SOURCE CODE 0005 00J

LOC	OBJ	THRESHOLD	SEQUENCE	SOURCE STATEMENT	LOC	OBJ
03D2	7F	HPS	1063 00	DB 000 7FH ; 75 1500		
03D3	7F	HPS	1064 00	DB 000 7FH ; 75 1500		
03D4	3E	HPS	1065 00	DB 000 3EH ; 75 1500		
03D5	5D	HPS	1066 00	DB 000 5DH ; 75 1500		
03D6	6B	HPS	1067 00	DB 000 6BH ; 75 1500		
03D7	77	HPS	1068 00	DB 000 77H ; 75 1500		
03D8	7F	HPS	1069 00	DB 000 7FH ; 75 1500		
03D9	7F	HPS	1070 00	DB 000 7FH ; 75 1500		
03DA	5F	HPS	1071 00	DB 000 5FH ; 75 1500		
03DB	3F	HPS	1072 00	DB 000 3FH ; 75 1500		
03DC	7A	HPS	1073 00	DB 000 7AH ; 75 1500		
03DD	37	HPS	1074 00	DB 000 37H ; 75 1500		
03DE	4F	HPS	1075 00	DB 000 4FH ; 75 1500		
03DF	7F	HPS	1076 00	DB 000 7FH ; 75 1500		
		HPS	1077 00	END ; 75 1500		
		HPS	1078 00	END ; 75 1500		
		HPS	1079 00	END ; 75 1500		
		HPS	1080 00	END ; 75 1500		
		HPS	1081 00	END ; 75 1500		
		HPS	1082 00	END ; 75 1500		
		HPS	1083 00	END ; 75 1500		
		HPS	1084 00	END ; 75 1500		
		HPS	1085 00	END ; 75 1500		
		HPS	1086 00	END ; 75 1500		
		HPS	1087 00	END ; 75 1500		
		HPS	1088 00	END ; 75 1500		
		HPS	1089 00	END ; 75 1500		
		HPS	1090 00	END ; 75 1500		
		HPS	1091 00	END ; 75 1500		
		HPS	1092 00	END ; 75 1500		
		HPS	1093 00	END ; 75 1500		
		HPS	1094 00	END ; 75 1500		
		HPS	1095 00	END ; 75 1500		
		HPS	1096 00	END ; 75 1500		
		HPS	1097 00	END ; 75 1500		
		HPS	1098 00	END ; 75 1500		
		HPS	1099 00	END ; 75 1500		
		HPS	1100 00	END ; 75 1500		
		HPS	1101 00	END ; 75 1500		
		HPS	1102 00	END ; 75 1500		
		HPS	1103 00	END ; 75 1500		
		HPS	1104 00	END ; 75 1500		
		HPS	1105 00	END ; 75 1500		
		HPS	1106 00	END ; 75 1500		
		HPS	1107 00	END ; 75 1500		
		HPS	1108 00	END ; 75 1500		
		HPS	1109 00	END ; 75 1500		
		HPS	1110 00	END ; 75 1500		
		HPS	1111 00	END ; 75 1500		
		HPS	1112 00	END ; 75 1500		
		HPS	1113 00	END ; 75 1500		
		HPS	1114 00	END ; 75 1500		
		HPS	1115 00	END ; 75 1500		
		HPS	1116 00	END ; 75 1500		
		HPS	1117 00	END ; 75 1500		
		HPS	1118 00	END ; 75 1500		
		HPS	1119 00	END ; 75 1500		
		HPS	1120 00	END ; 75 1500		

APPLICATIONS

USER SYMBOLS															
A4	0056	AGAIN	0012	B32	01A8	B40	01E4	C10	0099	CHAR	0033	CHECK5	014E	CK	0067
CLEAR	0010	CLR1	000E	CMD	0156	COL8	0080	CON	009C	CONT	0088	CONX	02FA	CR	01DE
CTS	00A5	DATA	0150	DECO	0016	DECR	0162	DMAIN	0074	DWDE	01EA	FIRE	007B	FOUND	0160
FSPA	02F4	HBIT	03E0	HOME	006A	INBUF	0077	INIT	0000	INPUT	0114	I10	00E9	IT1	00EA
L1	00D4	LARS	0170	LF	018A	LOAD	00CE	LOOP1	03E5	LOOP2	03E7	LSTCOL	0052	LZ	00B6
MLF	0181	NHOME	0026	NODECR	011C	NOTS	003F	NRST	016F	ON	0024	ONE	00A7	P12A	0193
P12B	019C	P12C	019B	P3C	00E3	P3F	00F6	P6A	0128	P6AA	0145	P6BB	0136	P7C	0158
PAGE	0038	PAGE3	02F5	PARA	0008	PEON	02ED	PF	00DF	PRINT	001E	RESET	01BE	RJ	01F9
RJ2	0064	RJP	004D	R01	01BB	R02	0188	RTAB	0146	SDMA	01C9	SEND	0155	SERROR	007A
SGL	007F	SING	00A3	SLF	0188	S01	01B5	S02	01B2	SPCR	03ED	SPRL	0144	SSOL	01A0
STAB	0177	T1	0172	T2	0172	T3	0172	TAB	0132	TERROR	014D	TOF	0184	W14	00BE
WAIT	02F8	X0	01F6	XCR	03F5	XFER	002C	XS2	02E0	YME	0126				

ASSEMBLY COMPLETE, NO ERRORS

An 8741A/8041A Digital Cassette Controller

Contents

INTRODUCTION

THE CM-600 MINI-DEK®

RECORDING FORMAT

THE UPI-41A™ CONTROLLER

THE HARDWARE INTERFACE

THE CONTROLLER SOFTWARE

ASSEMBLY COMPLETE. NO ERRORS

INTRODUCTION

The microcomputer system designer requiring a low-cost, non-volatile storage medium has a difficult choice. His options have been either relatively expensive, as with floppy discs and bubble memories, or non-transportable, like battery backed-up RAMs. The full-sized digital cassette option was open but many times it too was too expensive for the application. Filling this void of low-cost storage is the recently developed digital mini-cassette. These mini-cassettes are similar to, but not compatible with, dictation cassettes. The mini-cassette transports are inexpensive (well under \$100 in quantity), small (less than 25 cu. in.), low-power (one watt), and their storage capacity is a respectable 200K bytes of unformatted data on a 100-foot tape. These characteristics make the mini-cassette perfect for applications ranging from remote datalogging to program storage for hobbyist systems.

The only problem associated with mini-cassette drives is controlling them. While these drives are relatively easy to interface to a microcomputer system, via a parallel I/O port, they can quickly overburden a CPU if other concurrent or critical real-time I/O is required. The cleanest and probably

the least expensive solution in terms of development cost is to use a dedicated single-chip controller. However, a quick search through the literature turns up no controllers compatible with these new transports. What to do? Enter the UPI-41A family of Universal Peripheral Interfaces.

The UPI-41A family is a group of two user-programmable slave microcomputers plus a companion I/O expander. The 8741A is the "flag-chip" of the line. It is a complete microcomputer with 1024 bytes of EPROM program memory, 64 bytes of RAM data memory, 16 individually programmable I/O lines, an 8-bit event counter and timer, and a complete slave peripheral interface with two interrupts and Direct Memory Access (DMA) control. The 8041A is the masked ROM, pin compatible version of the 8741A. Figure 2 shows a block diagram common to both parts. The 8243 I/O port expander completes the family. Each 8243 provides 16 programmable I/O lines.

Using the UPI concept, the designer can develop a custom peripheral control processor for his particular I/O problem. The designer simply develops his peripheral control algorithm using the UPI-41A assembly language and programs the EPROM of




Figure 1. Comparison of Mini-Cassette and Floppy Disk Transports and Media.




Figure 2. 8741A/8041A Block Diagram

the 8741A. Voila! He has a single-chip dedicated controller. Testing may be accomplished using either an ICE-41A or the Single-step mode of the 8741A. UPI-41A peripheral interfaces are being used to control printers, keyboards, displays, custom serial interfaces, and data encryption units. Of course, the UPI family is perfect for developing a dedicated controller for digital mini-cassette transports. To illustrate this application for the UPI family let's consider the job of controlling the Braemar CM-600 Mini-Dek®.

THE CM-600 MINI-DEK®

The Braemar CM-600 is representative of digital mini-cassette transports. It is a single-head, single-motor transport which operates entirely from a single 5-volt power supply. Its power requirements, including the motor, are 200ma for read or write and 700ma for rewind. Tapes speeds are 3 inches per second (IPS) during read or write, 5 IPS fast forward, and 15 IPS rewind. With these speeds and a maximum recording density of 800 bits per inch (BPI), the maximum data rate is 2400 bits per second (BAUD). The data capacity using both sides of a 100-foot tape is 200K bytes. On top of this,

the transport occupies only 22.5 cubic inches (3"x3"x2.5").

All I/O for the CM-600 is TTL-compatible and can be divided into three groups: motor control, data control, and cassette status. The motor group controls are GO/STOP, FAST/SLOW, and FORWARD/REVERSE. The data controls are READ/ WRITE, DATA IN, and DATA OUT. The remaining group of outputs give the transport's status: CLEAR LEADER, CASSETTE PRESENCE, FILE PROTECT, and SIDE SENSOR. These signals, shown schematically in figure 3 and table 1, give the pin definition of the CM-600 16-pin I/O connector.

RECORDING FORMAT

The CM-600 does not provide either encoding or decoding of the recorded data; that task is left for the peripheral interface. A multitude of encoding techniques from which the user may choose are available. In this single-chip dedicated controller application, a "self-clocking" phase encoding scheme similar to that used in floppy discs was chosen. This scheme specifies that a logic "0" is a bit cell with no transition; a cell with a transition is a logic "1."

Table 1. CM-600 I/O Pin Definition

Pin	I/O	Function
1	—	Index pin—not used
2	—	Signal ground
3	O	Cassette side (0—side B, 1—side A)
4	I	Data input (0—space, 1—mark)
5	O	Cassette presence (0—cassette, 1—no cassette)
6	I	Read/Write (0—read, 1—write)
7	O	File protect (0—tab present, 1—tab removed)
8	—	+5v motor power
9	—	Power ground
10	—	Chassis ground
11	I	Direction (0—forward, 1—rewind)
12	I	Speed (0—fast, 1—slow)
13	O	Data output (0—space, 1—mark)
14	O	Clear leader (0—clear leader, 1—off clear leader)
15	I	Motion (0—go, 1—stop)
16	—	+5v logic power




Figure 3. Braemar CM-600™ Block Diagram

Figure 4 illustrates the encoding of the character 3AH assuming the previous data ended with the data line high. (The least significant bit is sent first.) Notice that there is always a "clocking" transition at the beginning of each cell. Decoding is simply a matter of triggering on this "clocking" transition, waiting 3/4 of a bit-cell time, and determining whether a mid-cell transition has occurred. Cells with no mid-cell transitions are data 0's; cells with transitions are data 1's. This encoding technique has all the benefits of Manchester encoding with the added advantage that the encoded data may be "decoded by eyeball:" long cells are always 0's, short cells are always 1's.

Besides the encoding scheme, the data format is also up to the user. This controller uses a variable byte length, checksum protected block format. Every block starts and ends with a SYNC character




Figure 4. Modified Phase Encoding of Character 3A Hex

(AAH), and the character immediately preceding the last SYNC is the checksum. The checksum is capable of catching 2 bit errors. The number of data characters within a block is limited to 64K bytes. Blocks are separated by an Inter-Record Gap (IRG). The IRG is of such a length that the transport can stop and start within an IRG, as illustrated in the data block timing, figure 5. Braemar specifies a maximum start or stop time of 150ms for the transport, thus the controller uses 450ms for the IRG. This gives plenty of margin for controlling the transport and also for detecting IRGs while skipping blocks.

THE UPI-41A CONTROLLER

The goal of the UPI software design for this application was to make the UPI-41A microcomputer into an intelligent cassette control processor. The host processor (8086, 8088, 8085A, etc.) simply issues a high-level command such as READ-a-block or WRITE-a-block. The 8741A accepts the command, performs the requested operation, and returns to the host system a result code telling the outcome of the operation, eg. Good-Completion, Sync Error, etc. Table 2 shows the command and result code repertoire. The 8741A completely manages all the data transfers for reading and writing.

As an example, consider the WRITE-a-block command. When this command is issued, the UPI-41A expects a 16-bit number from the host telling how many data bytes to write (up to 64K bytes per block). Once this number is supplied in the form of two bytes, the host is free to perform other tasks; a bit in the UPI's STATUS register or an interrupt output will notify the host when a data transfer is required. The 8741A then checks the transport's status to be sure that a cassette is present and not file protected. If either is false, a result code is




Figure 5. IRG/Block Timing Diagram (not to scale)

Table 2. Controller Command/Result Code Set

Command	Result
Read (01H)	Good-Completion (00H) Buffer Overrun Error (41H) Bad Synch1 Error (42H) Bad Synch2 Error (43H) Checksum Error (44H) Command Error (45H) End of Tape Error (46H)
Rewind (04H)	Good-Completion (00H)
Skip (03H)	Good-Completion (00H) End of Tape Error (47H) Beginning of Tape Error (48H)
Write (02H)	Good-Completion (00H) Buffer Underrun Error (81H) Command Error (82H) End of Tape Error (83H)

returned to the host; otherwise the transport is started. After the peripheral controller checks to make sure that the tape is off the clear leader and past the hole in the tape, it writes a 450ms IRG, a SYNC character, the block of data, the checksum, and the final SYNC character. (The tape has a clear leader at both ends and a small hole 6 inches from the end of each leader.) The data transfers from the host to the UPI-41A slave microcomputer are double buffered. The controller requests only the desired number of data bytes by keeping track of the count internally.

If nothing unusual happened, such as finding clear leader while writing, it returns a Good-Completion result code to the host. If clear leader was encountered, the transport is stopped immediately and an End-of-Tape result code is returned to the host. Another possible error would be if the host is late in supplying data. If this occurs, the controller writes

an IRG, stops the drive, and returns the appropriate Data-Underrun result code.

The READ-a-block command also provides error checking. Once this command is issued by the host, the controller checks for cassette presence. If present, it starts the transport. The data output from the transport is then examined and decoded continuously. If the first character is not a SYNC, that's an error and the controller returns a Bad-First-SYNC result code (42H) after advancing to the next IRG. If the SYNC is good, the succeeding characters are read into an on-chip 30 character circular buffer. This continues until an IRG is encountered. When this occurs, the transport is stopped. The controller then tests that the last character. If it is a SYNC, the controller then compares the accumulated internal checksum to the block's checksum, the second to the last character of the block. If they match, a Good-Completion result code (00H) is returned to the host. If either test is bad, the appropriate error result code is returned. The READ command also checks for the End-of-Tape (EOT) clear leader and returns the appropriate error result code if it is found before the read operation is complete.

The 30 character circular buffer allows the host up to 30 character times of response time before the host must collect the data. All data transfers take place thru the UPI-41A Data Bus Buffer Output register (DBBOUT). The controller continually monitors the status of this register and moves characters from the circular buffer to the register whenever it is empty.

The SKIP-n-blocks command allows the host to skip the transport forward or backward up to 127 blocks. Once the command is issued, the controller expects one data byte specifying the number of

blocks to skip. The most significant bit of this byte selects the direction of the skip (0=forward, 1=reverse). SKIP is a dual-speed operation in the forward direction. If the number of blocks to skip is greater than 8, the controller uses fast-forward (5 IPS) until it is within 8 blocks of the desired location. Once within 8 blocks, the controller switches to the normal read speed (3 IPS) to allow accurate placement of the tape. The reverse skip uses only the rewind speed (15 IPS). Like the READ and WRITE commands, SKIP also checks for EOT and beginning-of-tape (BOT) depending upon the tape's direction. An error result code is returned if either is encountered before the number of blocks skipped is complete.

The REWIND command simply rewinds the tape to the BOT clear leader. The ABORT command allows the termination of any operation in progress, except a REWIND. All commands, including ABORT, always leave the tape positioned on an IRG.

THE HARDWARE INTERFACE

There's hardly any hardware design effort required for the controller and transport interface in figure 6. Since the CM-600 is TTL compatible, it connects

directly to the I/O ports of the UPI controller. If the two are separated (i.e. on different PC cards), it is recommended that TTL buffers be provided.) The only external circuitry needed is an LED driver for the DRIVE ACTIVE status indicator.

The 8741A-to-host interface is equally straightforward. It has a standard asynchronous peripheral interface: 8 data lines (D₀-D₇), read (RD), write (WR), register select (AO), and chip select (CS). Thus it connects directly to an 8086, 8088, 8085A, 8080, or 8048 bus structure. Two interrupt outputs are provided for data transfer requests if the particular system is interrupt-driven. DMA transfer capability is also available. The clock input can be driven from a crystal directly or with the system clock (6MHz max). The UPI-41A clock may be asynchronous with respect to other clocks within the system.

This application was developed on an Intel iSBC 80/30 single board computer. The iSBC 80/30 is controlled by an 8085A microprocessor, contains 16K bytes of dual-ported dynamic RAM and up to 8K bytes of either EPROM or ROM. Its I/O complement consists of an 8255A Programmable Parallel Interface, an 8251A Programmable Communica-




Figure 6. Controller/Transport System Schematic

tions Interface, an 8253 Programmable Interval Timer, and an 8259A Programmable Interrupt Controller. The iSBC 80/30 is especially convenient for UPI development since it contains an uncommitted socket dedicated to either an 8041A or 8741A, complete with buffering for its I/O ports. The iSBC 80/30 to 8741A interface is reflected in figure 8. (Optionally, an iSBC 569 Digital Controller board could be used. The iSBC 569 board contains three uncommitted UPI sockets with an interface similar to that in figure 8.)

Looking at the host-to-controller interface, the host sees the 8741A as three registers in the host's I/O address space: the data register, the command register, and the status register. The decoding of these registers is shown in figure 7. All data and commands for the controller are written into the Data Bus Buffer Input register (DBBIN). The state of the register select input, AO, determines whether a command or data is written. (Writes with AO set to 1 are commands by convention.) All data and results from the controller are read by the host from the Data Bus Buffer Output register (DBBOUT).

CS	RD	WR	A0	Register
0	0	1	0	DBBOUT
0	0	1	1	STATUS
0	1	0	0	DBBIN (DATA)
0	1	0	1	DBBIN (COMMAND)
1	X	X	X	NONE

Figure 7. 8741A/8041A Interface Register Decoding




Figure 8. Status Register Bit Definition

The Status register contains flags which give the host the status of various operations within the controller. Its format is given in figure 8. The Input Buffer Full (IBF) and Output Buffer Full (OBF) flags show the Status of the DBBIN and DBBOUT registers respectively. IBF indicates when the DBBIN register contains data written by the host. The host may write to DBBIN only when IBF is 0. Likewise, the host may read DBBOUT only when OBF is set to a 1. These bits are handled automatically by the UPI-41A internal hardware. FLAG 0 (F₀) and FLAG 1 (F₁) are general purpose flags used internally by the controller which have no meaning externally.

The remaining four bits are user-definable. For this application they are DRIVE ACTIVE, FILE PROTECT, CASSETTE PRESENCE, and BUSY flags. The FILE PROTECT and CASSETTE PRESENCE flags reflect the state of the corresponding I/O lines from the transport. DRIVE ACTIVE is set whenever the transport motor is on and the controller is performing an operation. The BUSY flag indicates whether the contents of the DBBOUT register is data or a result code. The BUSY flag is set whenever a command is issued by the host and accepted by the controller. As long as BUSY is set, any character found in DBBOUT is a result code. Thus whenever the host finds OBF set, it should test the BUSY flag to determine whether the character is data or a result code.

Notice the OBF and $\overline{\text{IBF}}$ are available as interrupt outputs to the host processor, figure 6. These outputs are self-clearing, that is, OBF is set automatically upon the controller loading DBBOUT and cleared automatically by the host reading DBBOUT. Likewise $\overline{\text{IBF}}$ is cleared to a 0 by the host writing into DBBIN; set to a 1 when the controller reads DBBIN into the accumulator.

The flow charts of figure 9 show the flow of sample host software assuming a polling software interface between the host and the controller. The WRITE command requires two additional count bytes which form the 16-bit byte count. These extra bytes are "handshaked" into the controller using the IBF flag in the STATUS register. Once these bytes are written, the host writes data in response to IBF being cleared. This continues until the host finds OBF set indicating that the operation is complete and reads the result code from DBBOUT. No testing of BUSY is needed since only the result code appears in the DBBOUT register.

The READ command does require that BUSY be tested. Once the READ command is written into the

APPLICATIONS

controller, the host must test BUSY whenever OBF is set to determine whether the contents of DBBOUT is data from the tape or the result code.

THE CONTROLLER SOFTWARE

The UPI-41A software to control the cassette can be divided up into various commands such as WRITE, READ and ABORT. In a previous version of this application note (May 1980), software was described that

implemented these commands. This code however did not adequately compensate for speed variations of the motor during record and playback nor for data distortion caused by the magnetic media. Since then, new code has been written to include these effects. This revised software is now available through the INTEL User's Library, INSITE. For more information on this software or INSITE, contact your local INTEL Sales Office.

not adequately compensate for speed variations of the motor during record and playback not for data distortion caused by the magnetic media. Since then, new code has been written to include these effects. This revised software is now available through the INTEL User's Library, INSITE. For more information on this software or INSITE, contact your local INTEL Sales Office.

is set to determine whether the contents of DBBOUT is data from the tape or the result code.

THE CONTROLLER SOFTWARE

The UPI-41A software to control the cassette can be divided up into various commands such as WRITE, READ and ABORT. In a previous version of this application note (May 1980), software was described that



8041A/8641A/8741A



8041A/8641A/8741A UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER

- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- DMA, Interrupt, or Polled Operation Supported
- 1024 x 8 ROM/EPROM, 64 x 8 RAM, 8-Bit Timer/Counter, 18 Programmable I/O Pins
- Fully Compatible with MCS-48™, MCS-80™, MCS-85™, and MCS-86™ Microprocessor Families
- Interchangeable ROM and EPROM Versions
- 3.6 MHz 8741A-8 Available
- Expandable I/O
- RAM Power-Down Capability
- Over 90 Instructions: 70% Single Byte
- Single 5V Supply


The Intel® 8041A/8741A is a general purpose, programmable interface device designed for use with a variety of 8-bit microprocessor systems. It contains a low cost microcomputer with program memory, data memory, 8-bit CPU, I/O ports, timer/counter, and clock in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in MCS-48™, MCS-80™, MCS-85™, MCS-86™, and other 8-bit systems.

The UPI-41A™ has 1K words of program memory and 64 words of data memory on-chip. To allow full user flexibility the program memory is available as ROM in the 8041A version or as UV-erasable EPROM in the 8741A version. The 8741A and the 8041A are fully pin compatible for easy transition from prototype to production level designs. The 8641A is a one-time programmable (at the factory) 8741A which can be ordered as the first 25 pieces of a new 8041A order. The substitution of 8641A's for 8041A's allows for very fast turnaround for initial code verification and evaluation results.

The device has two 8-bit, TTL compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, low power standby mode (in the 8041A), single-step mode for debug (in the 8741A), and dual working register banks.

Because it's a complete microcomputer, the UPI provides more flexibility for the designer than conventional LSI interface devices. It is designed to be an efficient controller as well as an arithmetic processor. Applications include keyboard scanning, printer control, display multiplexing and similar functions which involve interfacing peripheral devices to microprocessor systems.

PIN CONFIGURATION



BLOCK DIAGRAM





Table 1. Pin Description


Signal	Description
D ₀ -D ₇ (BUS)	Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-41A to an 8-bit master system data bus.
P ₁₀ -P ₁₇	8-bit, PORT 1 quasi-bidirectional I/O lines.
P ₂₀ -P ₂₇	8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P ₂₀ -P ₂₃) interface directly to the 8243 I/O expander device and contain address and data information during PORT 4-7 access. The upper 4 bits (P ₂₄ -P ₂₇) can be programmed to provide Interrupt Request and DMA Handshake capability. Software control can configure P ₂₄ as OBF (Output Buffer Full), P ₂₅ as IBF (Input Buffer Full), P ₂₆ as DRQ (DMA Request), and P ₂₇ as DACK (DMA Acknowledge).
WR	I/O write input which enables the master CPU to write data and command words to the UPI-41A INPUT DATA BUS BUFFER.
RD	I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.
CS	Chip select input used to select one UPI-41A out of several connected to a common data bus.
A ₀	Address input used by the master processor to indicate whether byte transfer is data or command. During a write operation flag F ₁ is set to the status of the A ₀ input.
TEST 0, TEST 1	Input pins which can be directly tested using conditional branch instructions. T ₁ also functions as the event timer input (under software control). T ₀ is used during PROM programming and verification in the 8741A.

Signal	Description
XTAL1, XTAL2	Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.
SYNC	Output signal which occurs once per UPI-41A instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.
EA	External access input which allows emulation, testing and PROM/ROM verification.
PROG	Multifunction pin used as the program pulse input during PROM programming. During I/O expander access the PROG pin acts as an address/data strobe to the 8243.
RESET	Input used to reset status flip-flops and to set the program counter to zero. RESET is also used during PROM programming and verification. RESET should be held low for a minimum of 8 instruction cycles after power-up.
SS	Single step input used in the 8741A in conjunction with the SYNC output to step the program through each instruction.
V _{CC}	+5V main power supply pin.
V _{DD}	+5V during normal operation. +25V during programming operation. Low power standby pin in ROM version.
V _{SS}	Circuit ground potential.





UPI-41A™ FEATURES AND ENHANCEMENTS

- Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.



- 8 Bits of Status




- \overline{RD} and \overline{WR} are edge triggered. IBF, OBF, F_1 and INT change internally after the trailing edge of \overline{RD} or \overline{WR} .



- P_{24} and P_{25} are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the "EN FLAGS" instruction has been executed, P_{24} becomes the OBF (Output Buffer Full) pin. A "1" written to P_{24} enables the OBF pin (the pin outputs the inverse of the OBF Status Bit). A "0" written to P_{24} disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPI-41A (in Output Data Bus Buffer).

If "EN FLAGS" has been executed, P_{25} becomes the IBF (Input Buffer Full) pin. A "1" written to P_{25} enables the IBF pin (the pin outputs the inverse of the IBF Status Bit). A "0" written to P_{25} disables the IBF pin (the pin remains low). This pin can be used to indicate that the UPI-41A is ready for data.




DATA BUS BUFFER INTERRUPT CAPABILITY


- P_{26} and P_{27} are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.

If the "EN DMA" instruction has been executed, P_{26} becomes the DRQ (DMA ReQuest) pin. A "1" written to P_{26} causes a DMA request (DRQ is activated). DRQ is deactivated by $\overline{DACK} \cdot \overline{RD}$, $\overline{DACK} \cdot \overline{WR}$, or execution of the "EN DMA" instruction.

If "EN DMA" has been executed, P_{27} becomes the \overline{DACK} (DMA ACKnowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.



DMA HANDSHAKE CAPABILITY



APPLICATIONS




Figure 1. 8085A-8041A Interface




Figure 2. 8048-8041A Interface




Figure 3. 8041A-8243 Keyboard Scanner





Figure 4. 8041A Matrix Printer Interface



4. P₂₄ and P₂₅ are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the "EN FLAG" instruction has been executed, P₂₄ becomes the OBF (Output Buffer Full) pin. A "1" written to P₂₄ enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to P₂₄ disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPIA (in Output Data Bus Buffer).

PROGRAMMING, VERIFYING, AND ERASING THE 8741A EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 6MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P20-1	Address Input
V _{DD}	Programming Power Supply
PROG	Program Pulse Input

WARNING:

An attempt to program a missocketed 8741A will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

1. $A_0 = 0V$, $\overline{CS} = 5V$, $EA = 5V$, $\overline{RESET} = 0V$, $TEST0 = 5V$, $V_{DD} = 5V$, clock applied or internal oscillator operating, BUS and PROG floating.
2. Insert 8741A in programming socket
3. $TEST\ 0 = 0V$ (select program mode)
4. $EA = 23V$ (activate program mode)
5. Address applied to BUS and P20-1

ns	ns
ns	ns
ns	ns
ns	ns
ns	ns

Test Conditions	Unit	Max
	ns	0
	ns	0
	ns	250
	ns	150
	ns	0

6. $\overline{RESET} = 5V$ (latch address)
7. Data applied to BUS
8. $V_{DD} = 25V$ (programming power)
9. $PROG = 0V$ followed by one 50ms pulse to 23V
10. $V_{DD} = 5V$
11. $TEST\ 0 = 5V$ (verify mode)
12. Read and verify data on BUS
13. $TEST\ 0 = 0V$
14. $\overline{RESET} = 0V$ and repeat from step 5
15. Programmer should be at conditions of step 1 when 8741A is removed from socket.

8741A Erasure Characteristics

The erasure characteristics of the 8741A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8741A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8741A window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A is exposure to shortwave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 µW/cm² power rating. The 8741A should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

Symbol	Parameter	Min	Max	Test Conditions
t _{AW}	Setup to Write	0		ns
t _{WH}	Hold After Write	0		ns
t _{WW}	Write Pulse Width	250		ns
t _{DW}	Data Setup to Write	150		ns
t _{DH}	Data Hold After Write	0		ns

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias -40°C to 70°C
 Storage Temperature -65°C to $+150^{\circ}\text{C}$
 Voltage on Any Pin With Respect to Ground 0.5V to $+7\text{V}$
 Power Dissipation 1.5 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

$T_A = 0^{\circ}\text{C}$ to 70°C , $V_{SS} = 0\text{V}$, 8041A: $V_{CC} = V_{DD} = +5\text{V} \pm 10\%$, 8741A: $V_{CC} = V_{DD} = +5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V_{IL}	Input Low Voltage (Except XTAL1, XTAL2, RESET)	-0.5	0.8	V	
V_{IL1}	Input Low Voltage (XTAL1, XTAL2, RESET)	-0.5	0.6	V	
V_{IH}	Input High Voltage (Except XTAL1, XTAL2, RESET)	2.2	V_{CC}		
V_{IH1}	Input High Voltage (XTAL1, XTAL2, RESET)	3.8	V_{CC}	V	
V_{OL}	Output Low Voltage (D_0 - D_7)		0.45	V	$I_{OL} = 2.0\text{ mA}$
V_{OL1}	Output Low Voltage (P_{10} , P_{17} , P_{20} , P_{27} , Sync)		0.45	V	$I_{OL} = 1.6\text{ mA}$
V_{OL2}	Output Low Voltage (Prog)		0.45	V	$I_{OL} = 1.0\text{ mA}$
V_{OH}	Output High Voltage (D_0 - D_7)	2.4		V	$I_{OH} = -400\text{ }\mu\text{A}$
V_{OH1}	Output High Voltage (All Other Outputs)	2.4		V	$I_{OH} = -50\text{ }\mu\text{A}$
I_{IL}	Input Leakage Current (T_0 , T_1 , RD , WR , CS , A_0 , EA)		± 10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
I_{OZ}	Output Leakage Current (D_0 - D_7 , High Z State)		± 10	μA	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$
I_{LI}	Low Input Load Current (P_{10} , P_{17} , P_{20} , P_{27})		0.5	mA	$V_{IL} = 0.8\text{V}$
I_{LH}	Low Input Load Current (RESET, SS)		0.2	mA	$V_{IL} = 0.8\text{V}$
I_{DD}	V_{DD} Supply Current		15	mA	Typical = 5 mA
$I_{CC} + I_{DD}$	Total Supply Current		125	mA	Typical = 60 mA

A.C. CHARACTERISTICS

$T_A = 0^{\circ}\text{C}$ to 70°C , $V_{SS} = 0\text{V}$, 8041A: $V_{CC} = V_{DD} = +5\text{V} \pm 10\%$, 8741A: $V_{CC} = V_{DD} = +5\text{V} \pm 5\%$

DBB READ

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AR}	CS , A_0 Setup to RD	0		ns	
t_{RA}	CS , A_0 Hold After RD	0		ns	
t_{RR}	RD Pulse Width	250		ns	
t_{AD}	CS , A_0 to Data Out Delay		225	ns	$C_L = 150\text{ pF}$
t_{RD}	RD to Data Out Delay		225	ns	$C_L = 150\text{ pF}$
t_{DF}	RD to Data Float Delay		100	ns	
t_{CY}	Cycle Time (Except 8741A-8)	2.5	15	μs	6.0 MHz XTAL
t_{CY}	Cycle Time (8741A-8)	4.17	15	μs	3.6 MHz XTAL

DBB WRITE

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AW}	CS , A_0 Setup to WR	0		ns	
t_{WA}	CS , A_0 Hold After WR	0		ns	
t_{WW}	WR Pulse Width	250		ns	
t_{DW}	Data Setup to WR	150		ns	
t_{WD}	Data Hold After WR	0		ns	

A.C. TIMING SPECIFICATION FOR PROGRAMMING
 $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = 25\text{V} \pm 1\text{V}$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AW}	Address Setup Time to $\overline{\text{RESET}}$ 1	4tcy			
t _{WA}	Address Hold Time After $\overline{\text{RESET}}$ 1	4tcy			
t _{DW}	Data in Setup Time to PROG 1	4tcy			
t _{WD}	Data in Hold Time After PROG 1	4tcy			
t _{PH}	$\overline{\text{RESET}}$ Hold Time to Verify	4tcy			
t _{VDDW}	V_{DD} Setup Time to PROG 1	4tcy			
t _{VDDH}	V_{DD} Hold Time After PROG 1	0			
t _{PW}	Program Pulse Width	50	60	mS	
t _{TW}	Test 0 Setup Time for Program Mode	4tcy			
t _{WT}	Test 0 Hold Time After Program Mode	4tcy			
t _{DO}	Test 0 to Data Out Delay		4tcy		
t _{WW}	$\overline{\text{RESET}}$ Pulse Width to Latch Address	4tcy			
t _r , t _f	V_{DD} and PROG Rise and Fall Times	0.5	2.0	μS	
t _{CY}	CPU Operation Cycle Time	5.0		μS	
t _{RE}	$\overline{\text{RESET}}$ Setup Time Before EA 1.	4tcy			

Note: If TEST 0 is high, t_{DO} can be triggered by $\overline{\text{RESET}}$ 1.

D.C. SPECIFICATION FOR PROGRAMMING
 $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = 25\text{V} \pm 1\text{V}$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{DOH}	V_{DD} Program Voltage High Level	24.0	26.0	V	
V _{DDL}	V_{DD} Voltage Low Level	4.75	5.25	V	
V _{PH}	PROG Program Voltage High Level	21.5	24.5	V	
V _{PL}	PROG Voltage Low Level		0.2	V	
V _{EAH}	EA Program or Verify Voltage High Level	21.5	24.5	V	
V _{EAL}	EA Voltage Low Level		5.25	V	
I _{DD}	V_{DD} High Voltage Supply Current		30.0	mA	
I _{PROG}	PROG High Voltage Supply Current		16.0	mA	
I _{EA}	EA High Voltage Supply Current		1.0	mA	


A.C. CHARACTERISTICS—PORT 2
 $T_A = 0^\circ\text{C}$ to 70°C , 8041A: $V_{CC} = +5\text{V} \pm 10\%$, 8741A: $V_{CC} = +5\text{V} \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{CP}	Port Control Setup Before Falling Edge of PROG	110		ns	
t _{PC}	Port Control Hold After Falling Edge of PROG	100		ns	
t _{PR}	PROG to Time P2 Input Must Be Valid		810	ns	
t _{PF}	Input Data Hold Time	0	150	ns	
t _{DP}	Output Data Setup Time	250		ns	
t _{PD}	Output Data Hold Time	65		ns	
t _{PP}	PROG Pulse Width	1200		ns	


A.C. CHARACTERISTICS—DMA

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{ACC}	DACK to \overline{WR} or \overline{RD}	0		ns	
t_{CAC}	\overline{RD} or \overline{WR} to DACK	0		ns	
t_{ACD}	DACK to Data Valid		225	ns	$C_L = 150$ pF
t_{CRQ}	\overline{RD} or \overline{WR} to DRQ Cleared		200	ns	


CRYSTAL OSCILLATOR MODE




DRIVING FROM EXTERNAL SOURCE



LC OSCILLATOR MODE




TYPICAL 8041/8741A CURRENT




WAVEFORMS


READ OPERATION—DATA BUS BUFFER REGISTER.



WRITE OPERATION—DATA BUS BUFFER REGISTER.




PORT 2 TIMING




WAVEFORMS FOR PROGRAMMING

COMBINATION PROGRAM/VERIFY MODE (EPROM'S ONLY)



VERIFY MODE (ROM/EPROM)




NOTES:

1. PROG MUST FLOAT IF EA IS LOW (i.e., $\approx 23V$), OR IF $T_0 = 5V$ FOR THE 8741A. FOR THE 8041A PROG MUST ALWAYS FLOAT.
2. XTAL1 AND XTAL 2 DRIVEN BY 3.6 MHz CLOCK WILL GIVE 4.17 μsec t_{CY} . THIS IS ACCEPTABLE FOR 8741A-8 PARTS AS WELL AS STANDARD PARTS.
3. AO MUST BE HELD LOW (i.e., $= 0V$) DURING PROGRAM/VERIFY MODES.

The 8741A EPROM can be programmed by either of two Intel products:

1. PROMPT-48 Microcomputer Design Aid, or
2. Universal PROM Programmer (UPP series) peripheral of the Intellect® Development System with a UPP-848 Personality Card.

WAVEFORMS—DMA



INPUT AND OUTPUT WAVEFORMS FOR A.C. TESTS




Table 2. UPI™ Instruction Set

Mnemonic	Description	Bytes	Cycles
Accumulator			
ADD A,Rr	Add register to A	1	1
ADD A,@Rr	Add data memory to A	1	1
ADD A,#data	Add immediate to A	2	2
ADDC A,Rr	Add register to A with carry	1	1
ADDC A,@Rr	Add data memory to A with carry	1	1
ADDC A,#data	Add immed. to A with carry	2	2
ANL A,Rr	AND register to A	1	1
ANL A,@Rr	AND data memory to A	1	1
ANL A,#data	AND immediate to A	2	2
ORL A,Rr	OR register to A	1	1
ORL A,@Rr	OR data memory to A	1	1
ORL A,#data	OR immediate to A	2	2
XRL A,Rr	Exclusive OR register to A	1	1

Mnemonic	Description	Bytes	Cycles
XRL A,@Rr	Exclusive OR data memory to A	1	1
XRL A,#data	Exclusive OR immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal Adjust A	1	1
SWAP A	Swap nibbles of A	1	1
RL A	Rotate A left	1	1
RCL A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1

Table 2. UPI™ Instruction Set (Cont'd.)

Mnemonic	Description	Bytes	Cycles	Mnemonic	Description	Bytes	Cycles
Input/Output				Control			
In A,Pp	Input port to A	1	2	EN DMA	Enable DMA Handshake Lines	1	1
OUTL Pp,A	Output A to port	1	2	EN I	Enable IBF Interrupt	1	1
ANL Pp,#data	AND immediate to port	2	2	DIS I	Disable IBF Interrupt	1	1
ORL Pp,#data	OR immediate to port	2	2	EN FLAGS	Enable Master Interrupts	1	1
In A,DBB	Input DBB to A, clear IBF	1	1	SEL RB0	Select register bank 0	1	1
OUT DBB,A	Output A to DBB, set OBF	1	1	SEL RB1	Select register bank 1	1	1
MOV STS,A	A ₄ -A ₇ to Bits 4-7 of Status	1	1	NOP	No Operation	1	1
MOVD A,Pp	Input Expander port to A	1	2	Registers			
MOVD Pp,A	Output A to Expander port	1	2	INC Rr	Increment register	1	1
ANLD Pp,A	AND A to Expander port	1	2	INC @Rr	Increment data memory	1	1
ORLD Pp,A	OR A to Expander port	1	2	DEC Rr	Decrement register	1	1
Data Moves				Subroutine			
MOV A,Rr	Move register to A	1	1	CALL addr	Jump to subroutine	2	2
MOV A,@Rr	Move data memory to A	1	1	RET	Return	1	2
MOV A,#data	Move immediate to A	2	2	RETR	Return and restore status	1	2
MOV Rr,A	Move A to register	1	1	Flags			
MOV @Rr,A	Move A to data memory	1	1	CLR C	Clear Carry	1	1
MOV Rr,#data	Move immediate to register	2	2	CPL C	Complement Carry	1	1
MOV @Rr,#data	Move immediate to data memory	2	2	CLR F0	Clear Flag 0	1	1
MOV A,PSW	Move PSW to A	1	1	CPL F0	Complement Flag 0	1	1
MOV PSW,A	Move A to PSW	1	1	CLR F1	Clear F1 Flag	1	1
XCH A,Rr	Exchange A and register	1	1	CPL F1	Complement F1 Flag	1	1
XCH A,@Rr	Exchange A and data memory	1	1	Branch			
XCHD A,@Rr	Exchange digit of A and register	1	1	JMP addr	Jump unconditional	2	2
MOVP A,@A	Move to A from current page	1	2	JMPP @A	Jump indirect	1	2
MOVP3, A,@A	Move to A from page 3	1	2	DJNZ Rr,addr	Decrement register and jump	2	2
Timer/Counter				JC addr	Jump on Carry=1	2	2
MOV A,T	Read Timer/Counter	1	1	JNC addr	Jump on Carry=0	2	2
MOV T,A	Load Timer/Counter	1	1	JZ addr	Jump on A Zero	2	2
STRT T	Start Timer	1	1	JNZ addr	Jump on A not Zero	2	2
STRT CNT	Start Counter	1	1	JT0 addr	Jump on T0=1	2	2
STOP TCNT	Stop Timer/Counter	1	1	JNT0 addr	Jump on T0=0	2	2
EN TCNTI	Enable Timer/Counter	1	1	JT1 addr	Jump on T1=1	2	2
DIS TCNTI	Disable Timer/Counter Interrupt	1	1	JNT1 addr	Jump on T1=0	2	2
				JF0 addr	Jump on F0 Flag=1	2	2
				JF1 addr	Jump on F1 Flag=1	2	2
				JTF addr	Jump on Timer Flag=1, Clear Flag	2	2
				JN1BF addr	Jump on IBF Flag=0	2	2
				JOBF addr	Jump on OBF Flag=1	2	2
				JBb addr	Jump on Accumulator Bit	2	2



8041AH/8041AH-2/8641A/8741A UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER

- 8041AH-2: 12 MHz
8041AH: 8 MHz
- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- DMA, Interrupt, or Polled Operation Supported
- 1024 x 8 ROM/EPROM, 64 x 8 RAM, 8-Bit Timer/Counter, 18 Programmable I/O Pins

- Fully Compatible with MCS-48TM, MCS-80TM, MCS-85TM, and iAPX-86,88 Microprocessor Families
- Interchangeable ROM and EPROM Versions
- Expandable I/O
- RAM Power-Down Capability
- Over 90 Instructions: 70% Single Byte
- Single 5V Supply

The Intel® 8041AH/8741A is a general-purpose, programmable interface device designed for use with a variety of 8-bit microprocessor systems. It contains a low cost microcomputer with program memory, data memory, 8-bit CPU, I/O ports, timer/counter, and clock in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in MCS-48TM, MCS-80TM, iAPX-85TM, iAPX-86, iAPX-88, and other 8- or 16-bit systems.

The UPI-41ATM has 1K words of program memory and 64 words of data memory on-chip. To allow full user flexibility the program memory is available as ROM in the 8041AH version or as UV-erasable EPROM in the 8741A version. The 8741A and the 8041AH are fully pin compatible for easy transition from prototype to production level designs. The 8741A is a one-time programmable (at the factory) 8741A which can be ordered as the first 25 pieces of a new 8041AH order. The substitution of 8641As for 8041AHs allows for very fast turnaround for initial code verification and evaluation results.

The device has two 8-bit, TTL-compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, low power standby mode (in the 8041AH), single-step mode for debug and dual working register banks.




Figure 1. Block Diagram




Figure 2. Pin Configuration

Table 1. Pin Description


Symbol	Pin No.	Type	Name and Function	Symbol	Pin No.	Type	Name and Function
TEST 0, TEST 1	1 39	I	Test Inputs: Input pins which can be directly tested using conditional branch instructions. Frequency Reference: TEST 1 (T ₁) also functions as the event timer input (under software control). TEST 0 (T ₀) is used during PROM programming and verification in the 8741A.	SYNC	11	O	Output Clock: Output signal which occurs once per UPI-41A instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.
XTAL 1, XTAL 2	2 3	I	Inputs: Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.	D ₀ -D ₇ (BUS)	12-19	I/O	Data Bus: Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-41A microcomputer to an 8-bit master system data bus.
RESET	4	I	Reset: Input used to reset status flip-flops and to set the program counter to zero. RESET is also used during PROM programming and verification.	P ₁₀ -P ₁₇	27-34	I/O	Port 1: 8-bit, PORT 1 quasi-bidirectional I/O lines.
SS	5	I	Single Step: Single step input used in the 8741A in conjunction with the SYNC output to step the program through each instruction.	P ₂₀ -P ₂₇	21-24 35-38	I/O	Port 2: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P ₂₀ -P ₂₃) interface directly to the 8243 I/O expander device and contain address and data information during PORT 4-7 access. The upper 4 bits (P ₂₄ -P ₂₇) can be programmed to provide interrupt Request and DMA Handshake capability. Software control can configure P ₂₄ as Output Buffer Full (OBF) interrupt, P ₂₅ as Input Buffer Full (IBF) interrupt, P ₂₆ as DMA Request (DRQ), and P ₂₇ as DMA ACKnowledge (DACK).
CS	6	I	Chip Select: Chip select input used to select one UPI-41A microcomputer out of several connected to a common data bus.	PROG	25	I/O	Program: Multifunction pin used as the program pulse input during PROM programming. During I/O expander access the PROG pin acts as an address/data strobe to the 8243. This pin should be tied high if unused.
EA	7	I	External Access: External access input which allows emulation, testing and PROM/ROM verification. This pin should be tied low if unused.	V _{CC}	40		Power: +5V main power supply pin.
RD	8	I	Read: I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.	V _{DD}	26		Power: +5V during normal operation. +25V during programming operation. Low power standby pin in ROM version.
A ₀	9	I	Command/Data Select: Address input used by the master processor to indicate whether byte transfer is data (A ₀ = 0, F ₁ is reset) or command (A ₀ = 1, F ₁ is set).	V _{SS}	20		Ground: Circuit ground potential.
WR	10	I	Write: I/O write input which enables the master CPU to write data and command words to the UPI-41A INPUT DATA BUS BUFFER.				

Figure 2. Pin Configuration


Figure 1. Block Diagram

UPI-41A™ FEATURES AND ENHANCEMENTS

- Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.




- 8 Bits of Status




ST₄-ST₇ are user definable status bits. These bits are defined by the "MOV STS, A" single byte, single cycle instruction. Bits 4-7 of the accumulator are moved to bits 4-7 of the status register. Bits 0-3 of the status register are not affected.

MOV STS, A Op Code: 90H



- RD and WR are edge triggered. IBF, OBF, F₁ and INT change internally after the trailing edge of RD or WR.




During the time that the host CPU is reading the status register, the 8041AH is prevented from updating this register or is 'locked out.'

- P₂₄ and P₂₅ are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the "EN FLAGS" instruction has been executed, P₂₄ becomes the OBF (Output Buffer Full) pin. A "1" written to P₂₄ enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to P₂₄ disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPI-41A (in Output Data Bus Buffer).


If "EN FLAGS" has been executed, P₂₅ becomes the IBF (Input Buffer Full) pin. A "1" written to P₂₅ enables the IBF pin (the pin outputs the inverse of the IBF Status Bit). A "0" written to P₂₅ disables the IBF

pin (the pin remains low). This pin can be used to indicate that the UPI-41A is ready for data.



DATA BUS BUFFER INTERRUPT CAPABILITY


EN FLAGS Op Code: 0F5H



- P₂₆ and P₂₇ are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.


If the "EN DMA" instruction has been executed, P₂₆ becomes the DRQ (DMA ReQuest) pin. A "1" written to P₂₆ causes a DMA request (DRQ is activated). DRQ is deactivated by DACK·RD, DACK·WR, or execution of the "EN DMA" instruction.

If "EN DMA" has been executed, P₂₇ becomes the DACK (DMA ACKnowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.



DMA HANDSHAKE CAPABILITY

EN DMA Op Code: 0E5H



8041AH ENHANCEMENTS OVER 8041A

- The RESET input on the 8041AH was changed to include a 2 stage synchronizer to support reliable reset operation for 12 MHz operation.
- As noted in the status register description, during the time that the host CPU is reading the status register, the 8041AH is prevented from updating or is 'locked out.'
- When EA is enabled on the 8041A, the program counter is placed on Port 1 and the lower two bits of Port 2. On the 8041AH, this information is multiplexed with PORT DATA (see port timing diagrams at end of this data sheet).
- The 8041AH additionally supports single step mode as described in the pin description section.

APPLICATIONS




Figure 3. 8085AH-8041AH Interface




Figure 4. 8048AH-8041AH Interface




Figure 5. 8041AH-8243 Keyboard Scanner




Figure 6. 8041AH Matrix Printer Interface

PROGRAMMING, VERIFYING, AND ERASING THE 8741A EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 6MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input
	Data Output During Verify
P20-1	Address Input
V _{DD}	Programming Power Supply
PROG	Program Pulse Input

WARNING:

An attempt to program a missocketed 8741A will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

1. $A_0 = 0V$, $CS = 5V$, $EA = 5V$, $RESET = 0V$, $TEST0 = 5V$, $V_{DD} = 5V$, clock applied or internal oscillator operating, BUS and PROG floating.
2. Insert 8741A in programming socket
3. $TEST0 = 0V$ (select program mode)
4. $EA = 23V$ (activate program model)¹
5. Address applied to BUS and P20-1
6. $RESET = 5V$ (latch address)
7. Data applied to BUS²
8. $V_{DD} = 25V$ (programming power)²
9. $PROG = 0V$ followed by one 50ms pulse to $23V$ ²
10. $V_{DD} = 5V$
11. $TEST0 = 5V$ (verify mode)

15. Programmer should be at conditions of step 1 when 8741A is removed from socket.

1. When verifying ROM, EA = 12V.
2. Not used in verify ROM procedure.

The erasure characteristics of the 8741A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical

8741A in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8741A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8741A window to prevent unintentional erasure.

The recommended erasure procedure for the 8741A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 µW/cm² power rating. The 8741A should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin With Respect to Ground	-0.5V to +7V
Power Dissipation	1.5 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (TA = 0° to +70°C, VCC = VDD = +5V ± 10%)

Symbol	Parameter	8041AH/ 8041AH-2		8641A/8741A		Units	Test Conditions
		Min.	Max.	Min.	Max.		
V _{IL}	Input Low Voltage (Except XTAL1, XTAL2, RESET)	-0.5	0.8	-0.5	0.8	V	
V _{IL1}	Input Low Voltage (8XTAL1, XTAL2, RESET)	-0.5	0.6	-0.5	0.6	V	
V _{IH}	Input High Voltage (Except XTAL1, XTAL2, RESET)	2.0	V _{CC}	2.0	V _{CC}		
V _{IH1}	Input High Voltage (XTAL1, XTAL2, RESET)	3.8	V _{CC}	3.8	V _{CC}	V	
V _{OL}	Output Low Voltage (D ₀ -D ₇)		0.45		0.45	V	I _{OL} = 2.0 mA
V _{OL1}	Output Low Voltage (P ₁₀ P ₁₇ , P ₂₀ P ₂₇ , Sync)		0.45		0.45	V	I _{OL} = 1.6 mA
V _{OL2}	Output Low Voltage (Prog)		0.45		0.45	V	I _{OL} = 1.0 mA
V _{OH}	Output High Voltage (D ₀ -D ₇)	2.4		2.4		V	I _{OH} = -400 μA
V _{OH1}	Output High Voltage (All Other Outputs)	2.4		2.4		V	I _{OH} = -50 μA
I _{IL}	Input Leakage Current (T ₀ , T ₁ , RD, WR, CS, A ₀ , EA)		±10		±10	μA	V _{SS} ≤ V _{IN} ≤ V _{CC}
I _{OFL}	Output Leakage Current (D ₀ -D ₇ , High Z State)		±10		±10	μA	V _{SS} + 0.45 ≤ V _{OUT} ≤ V _{CC}
I _{LI}	Low Input Load Current (P ₁₀ P ₁₇ , P ₂₀ P ₂₇)		0.5		0.5	mA	V _{IL} = 0.8 V
I _{LI1}	Low Input Load Current (RESET, SS)		0.2		0.2	mA	V _{IL} = 0.8 V
I _{DD}	V _{DD} Supply Current		15		15	mA	Typical = 5 mA
I _{CC} + I _{DD}	Total Supply Current		125		125	mA	Typical = 60 mA
I _{IH}	Input Leakage Current		100		100	NA	V _{IN} = V _{CC}
C _{IN}	Input Capacitance		10		10	pF	
C _{I/O}	I/O Capacitance		20		20	pF	

D.C. CHARACTERISTICS—PROGRAMMING ($T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = 25\text{V} \pm 1\text{V}$)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V_{DOH}	V_{DD} Program Voltage High Level	24.0	26.0	V	
V_{DDL}	V_{DD} Voltage Low Level	4.75	5.25	V	
V_{PH}	PROG Program Voltage High Level	21.5	24.5	V	
V_{PL}	PROG Voltage Low Level		0.2	V	
V_{EAH}	EA Program or Verify Voltage High Level	21.5	24.5	V	
V_{EAL}	EA Voltage Low Level		5.25	V	
I_{DD}	V_{DD} High Voltage Supply Current		30.0	mA	
I_{PROG}	PROG High Voltage Supply Current		16.0	mA	
I_{EA}	EA High Voltage Supply Current		1.0	mA	

A.C. CHARACTERISTICS ($T_{CC} = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{SS} = 0\text{V}$, $V_{CC} = V_{DD} = +5\text{V} \pm 10\%$)

DBB READ

Symbol	Parameter	8041AH		8041AH-2		8641A/8741A		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{AR}	\overline{CS} , A_0 Setup to $\overline{RD}\downarrow$	0		0		0		ns
t_{RA}	\overline{CS} , A_0 Hold After $\overline{RD}\uparrow$	0		0		0		ns
t_{RR}	\overline{RD} Pulse Width	160		160		250		ns
t_{AD}	\overline{CS} , A_0 to Data Out Delay		130		130		225	ns ^[1]
t_{RD}	$\overline{RD}\downarrow$ to Data Out Delay		130		130		225	ns ^[1]
t_{DF}	$\overline{RD}\uparrow$ to Data Float Delay		85		85		100	ns
t_{CY}	Cycle Time (Except 8741A-8)	2	15	1.25	15	2.5	15	μs ^[2]
t_{CY}	Cycle Time (8741A-8)					4.17	15	μs ^[3]

DBB WRITE

Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t_{AW}	\overline{CS} , A_0 Setup to $\overline{WR}\downarrow$	0		0		0		ns
t_{WA}	\overline{CS} , A_0 Hold After $\overline{WR}\uparrow$	0		0		0		ns
t_{WW}	\overline{WR} Pulse Width	160		160		250		ns
t_{DW}	Data Setup to $\overline{WR}\uparrow$	130		130		150		ns
t_{WD}	Data Hold After $\overline{WR}\uparrow$	0		0		0		ns

NOTES:

1. $C_L = 150\text{ pF}$.
2. 8, 12, 6 MHz XTAL respectively.
3. 3.6 MHz XTAL.

A.C. CHARACTERISTICS—PROGRAMMING

 $(T_A = 25^\circ\text{C} \pm 5^\circ\text{C}, V_{CC} = 5\text{V} \pm 5\%, V_{DD} = 25\text{V} \pm 1\text{V})$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AW}	Address Setup Time to $\overline{\text{RESET}}$ ↑	41cy			
t _{WA}	Address Hold Time After $\overline{\text{RESET}}$ ↑	41cy			
t _{DW}	Data in Setup Time to PROG ↑	41cy			
t _{WD}	Data in Hold Time After PROG ↓	41cy			
t _{PH}	$\overline{\text{RESET}}$ Hold Time to Verify	41cy			
t _{VDDW}	V _{DD} Setup Time to PROG ↑	41cy			
t _{VDDH}	V _{DD} Hold Time After PROG ↓	0			
t _{PW}	Program Pulse Width	50	60	mS	
t _{TW}	Test 0 Setup Time for Program Mode	41cy			
t _{WT}	Test 0 Hold Time After Program Mode	41cy			
t _{DO}	Test 0 to Data Out Delay		41cy		
t _{WW}	$\overline{\text{RESET}}$ Pulse Width to Latch Address	41cy			
t _r , t _f	V _{DD} and PROG Rise and Fall Times	0.5	2.0	μS	
t _{CV}	CPU Operation Cycle Time	5.0		μS	
t _{RE}	$\overline{\text{RESET}}$ Setup Time Before EA ↑	41cy			

Note: If TEST 0 is high, t_{DO} can be triggered by $\overline{\text{RESET}}$ ↑.

A.C. CHARACTERISTICS

DMA

Symbol	Parameter	8041AH		8041AH-2		8641A/8741A		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{ACC}	$\overline{\text{DACK}}$ to $\overline{\text{WR}}$ or $\overline{\text{RD}}$	0		0		0		ns
t _{CAC}	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ to $\overline{\text{DACK}}$	0		0		0		ns
t _{ACD}	$\overline{\text{DACK}}$ to Data Valid		130		130		225	ns
t _{CRQ}	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ to DRQ Cleared		90		90		200	ns ^[1]

A.C. CHARACTERISTICS


PORT 2

 $(T_A = 0^\circ\text{C to } +70^\circ\text{C}, V_{CC} = \pm 5\text{V} \pm 10\%)$


Symbol	Parameter	8041AH		8041AH-2		8641A/8741A		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{CP}	Port Control Setup Before Falling Edge of PROG	100		80		110		ns ^[1]
t _{PC}	Port Control Hold After Falling Edge of PROG			60		100		ns ^[2]
t _{PR}	PROG to Time P2 Input Must Be Valid		650		650		810	ns ^[1]
t _{PF}	Input Data Hold Time	0	150	0	150	0	150	ns ^[2]
t _{DP}	Output Data Setup time			200		250		ns ^[1]
t _{PD}	Output Data Hold Time					65		ns ^[2]
t _{PP}	PROG Pulse Width			700		1200		ns

NOTES: 1. C_L = 80 pF. 2. C_L = 20 pF.


A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. TESTING LOAD CIRCUIT




CRYSTAL OSCILLATOR MODE




DRIVING FROM EXTERNAL SOURCE






LC OSCILLATOR MODE



WAVEFORMS



WAVEFORMS (Continued)



WAVEFORMS (Continued)



- NOTES:
1. PROG MUST FLOAT IF EA IS LOW (i.e., = 23V), OR IF TO = 5V FOR THE 8741A. FOR THE 8041AH PROG MUST ALWAYS FLOAT.
 2. XTAL1 and XTAL2 DRIVEN BY 3.6 MHz CLOCK WILL GIVE 4.17 μ sec t_{CY} . THIS IS ACCEPTABLE FOR 8741A-8 PARTS AS WELL AS STANDARD PARTS.
 3. AO MUST BE HELD LOW (i.e., = 0V) DURING PROGRAM/VERIFY MODES.
 4. TEST 0 MUST BE HELD HIGH.

PORT TIMING DURING EA

- Design Aid, or
(UPP series) peripheral
System with a UPP-848

ON THE RISING EDGE OF SYNC AND BA IS ENABLED. PORT DATA IS VALID AND CAN BE
TWOED ON THE TRAILING EDGE OF SYNC THE PROGRAM COUNTER CONTENTS ARE
AVAILABLE



WAVEFORMS (Continued)





Table 2. UPI™ Instruction Set

Mnemonic	Description	Bytes	Cycles
ACCUMULATOR			
ADD A, Rr	Add register to A	1	1
ADD A, @Rr	Add data memory to A	1	1
ADD A, #data	Add immediate to A	2	2
ADDC A, Rr	Add register to A with carry	1	1
ADDC A, @Rr	Add data memory to A with carry	1	1
ADDC A, #data	Add immediate to A with carry	2	2
ANL A, Rr	AND register to A	1	1
ANL A, @Rr	AND data memory to A	1	1
ANL A, #data	AND immediate to A	2	2
ORL A, Rr	OR register to A	1	1
ORL A, @Rr	OR data memory to A	1	1
ORL A, #data	OR immediate to A	2	2
XRL A, Rr	Exclusive OR register to A	1	1
XRL A, @Rr	Exclusive OR data memory to A	1	1
XRL A, #data	Exclusive OR immediate to A	2	2

Mnemonic	Description	Bytes	Cycles
DATA MOVES			
MOV A, Rr	Move register to A	1	1
MOV A, @Rr	Move data memory to A	1	1
MOV A, #data	Move immediate to A	2	2
MOV Rr, A	Move A to register	1	1
MOV @Rr, A	Move A to data memory	1	1
MOV Rr, #data	Move immediate to register	2	2
MOV @Rr, #data	Move immediate to data memory	2	2
MOV A, PSW	Move PSW to A	1	1
MOV PSW, A	Move A to PSW	1	1
XCH A, Rr	Exchange A and register	1	1
XCH A, @Rr	Exchange A and data memory	1	1
XCHD A, @Rr	Exchange digit of A and register	1	1
MOVP A, @A	Move to A from current page	1	2
MOVDP3, A, @A	Move to A from page 3	1	2

Table 2. UPI™ Instruction Set (Continued)

Mnemonic	Description	Bytes	Cycles
ACCUMULATOR			
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal Adjust A	1	1
SWAP A	Swap nibbles of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1
INPUT/OUTPUT			
IN A, Pp	Input port to A	1	2
OUTL Pp, A	Output A to port	1	2
ANL Pp, #data	AND immediate to port	2	2
ORL Pp, #data	OR immediate to port	2	2
IN A, DBB	Input DBB to A; clear IBF	1	1
OUT DBB, A	Output A to DBB; set OBF	1	1
MOV STS, A	A ₄ –A ₇ to Bits 4–7 of Status	1	1
MOVD A, Pp	Input Expander port to A	1	2
MOVD Pp, A	Output A to Expander port	1	2
ANLD Pp, A	AND A to Expander port	1	2
ORLD Pp, A	OR A to Expander port	1	2
TIMER/COUNTER			
MOV A, T	Read Timer/Counter	1	1
MOV T, A	Load Timer/Counter	1	1
STRT T	Start Timer	1	1
STRT CNT	start Counter	1	1
STOP TCNT	Stop Timer/Counter	1	1
EN TCNTI	Enable Timer/Counter Interrupt	1	1
DIS TCNTI	Disable Timer/Counter Interrupt	1	1
CONTROL			
EN DMA	Enable DMA Handshake Lines	1	1
EN I	Enable IBF Interrupt	1	1
DIS I	Disable IBF Interrupt	1	1
EN FLAGS	Enable Master Interrupts	1	1
SEL RB0	Select register bank 0	1	1
SEL RB1	Select register bank 1	1	1
NOP	No Operation	1	1

Mnemonic	Description	Bytes	Cycles
REGISTERS			
INC Rr	Increment register	1	1
INC @Rr	Increment data memory	1	1
DEC Rr	Decrement register	1	1
SUBROUTINE			
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
RETR	Return and restore status	1	2
FLAGS			
CLR C	Clear Carry	1	1
CPL C	Complement Carry	1	1
CLR F0	Clear Flag 0	1	1
CPL F0	Complement Flag 0	1	1
CLR F1	Clear F1 Flag	1	1
CPL F1	Complement F1 Flag	1	1
BRANCH			
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	1	2
DJNZ Rr, addr	Decrement register and jump	2	2
JC addr	Jump on Carry=1	2	2
JNC addr	Jump on Carry=0	2	2
JZ addr	Jump on A Zero	2	2
JNZ addr	Jump on A not Zero	2	2
JT0 addr	Jump on T0=1	2	2
JNT0 addr	Jump on T0=0	2	2
JT1 addr	Jump on T1=1	2	2
JNT1 addr	Jump on T1=0	2	2
JF0 addr	Jump on F0 Flag=1	2	2
JF1 addr	Jump on F1 Flag=1	2	2
JTF addr	Jump on Timer Flag=1, Clear Flag	2	2
JNIBF addr	Jump on IBF Flag=0	2	2
JOBF addr	Jump on OBF Flag=1	2	2
JBb addr	Jump on Accumulator Bit	2	2

UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER

- 8042/8742: 12 MHz
- Pin, Software and Architecturally Compatible with 8041A/8741A/8041AH
- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- 2048 x 8 ROM/EPROM, 128 x 8 RAM, 8-Bit Timer/Counter, 18 Programmable I/O Pins
- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- DMA, Interrupt, or Polled Operation Supported

- Fully Compatible with MCS-48™, MCS-51™, MCS-80™, MCS-85™, and iAPX-86, 88 Microprocessor Families
- Interchangeable ROM and EPROM Versions
- Expandable I/O
- RAM Power-Down Capability
- Over 90 Instructions: 70% Single Byte
- Single 5V Supply

The Intel 8042/8742 is a general-purpose Universal Peripheral Interface that allows the designer to grow his own customized solution for peripheral device control. It contains a low-cost microcomputer with 2K of program memory, 128 bytes of data memory, 8-bit CPU, I/O ports, 8-bit timer/counter, and clock generator in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in the MCS-48™, MCS-51™, MCS-80™, MCS-85™, iAPX-88, iAPX-86 and other 8-, 16-bit systems.

The 8042/8742 is software, pin, and architecturally compatible with the 8041AH, 8741A. The 8042/8742 doubles the on-chip memory space to allow for additional features and performance to be incorporated in upgraded 8041AH/8741A designs. For new designs, the additional memory and performance of the 8042/8742 extends the UPI concept to more complex motor control tasks, 80-column printers and process control applications as examples.

To allow full user flexibility, the program memory is available as ROM in the 8042 version or as UV-erasable EPROM in the 8742 version. The 8742 and the 8042 are fully pin compatible for easy transition from prototype to production level designs. The 8642 is a one-time programmable (at the factory) 8742 which can be ordered as the first 25 pieces of a new 8042 order. The substitution of 8642's for 8042's allows for very fast turnaround for initial code verification and evaluation results.

The device has two 8-bit, TTL compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, low power standby mode (in the 8042), single-step mode for debug, and dual working register banks.




Figure 1. Block Diagram




Figure 2. Pin Configuration


Table 1. Pin Description

Symbol	Pin No.	Type	Name and Function
TEST 0, TEST 1	1, 39	I	Test Inputs: Input pins which can be directly tested using conditional branch instructions. Frequency Reference: TEST 1 (T_1) also functions as the event timer input (under software control). TEST 0 (T_0) is used during PROM programming and verification in the 8742.
XTAL 1, XTAL 2	2, 3	I	Inputs: Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.
RESET	4	I	Reset: Input used to reset status flip-flops and to set the program counter to zero. RESET is also used during PROM programming and verification.
SS	5	I	Single Step: Single step input used in conjunction with the SYNC output to step the program through each instruction.
CS	6	I	Chip Select: Chip select input used to select one UPI microcomputer out of several connected to a common data bus.
EA	7	I	External Access: External access input which allows emulation, testing and PROM/ROM verification. This pin should be tied low if unused.
RD	8	I	Read: I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.
A ₀	9	I	Command/Data Select: Address input used by the master processor to indicate whether byte transfer is data ($A_0=0$, F1 is reset) or command ($A_0=1$, F1 is set).
WR	10	I	Write: I/O write input which enables the master CPU to write data and command words to the UPI INPUT DATA BUS BUFFER.

Symbol	Pin No.	Type	Name and Function
SYNC	11	O	Output Clock: Output signal which occurs once per UPI-42 instruction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.
D ₀ -D ₇ (BUS)	12-19	I/O	Data Bus: Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-42 microcomputer to an 8-bit master system data bus.
P ₁₀ -P ₁₇	27-34	I/O	Port 1: 8-bit, PORT 1 quasi-bidirectional I/O lines.
P ₂₀ -P ₂₇	21-24, 35-38	I/O	Port 2: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P ₂₀ -P ₂₃) interface directly to the 8243 I/O expander device and contain address and data information during PORT 4-7 access. The upper 4 bits (P ₂₄ -P ₂₇) can be programmed to provide interrupt Request and DMA Handshake capability. Software control can configure P ₂₄ as Output Buffer Full (OBF) interrupt, P ₂₅ as Input Buffer Full (IBF) interrupt, P ₂₆ as DMA Request (DRQ), and P ₂₇ as DMA ACKnowledge (DACK).
PROG	25	I/O	Program: Multifunction pin used as the program pulse input during PROM programming. During I/O expander access the PROG pin acts as an address/data strobe to the 8243. This pin should be tied high if unused.
V _{CC}	40		Power: +5V main power supply pin.
V _{DD}	26		Power: +5V during normal operation. +21V during programming operation. Low power standby pin in ROM version.
V _{SS}	20		Ground: Circuit ground potential.

UPI-42 FEATURES

1. Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.



2. 8 Bits of Status




ST₄-ST₇ are user definable status bits. These bits are defined by the "MOV STS, A" single byte, single cycle instruction. Bits 4-7 of the accumulator are moved to bits 4-7 of the status register. Bits 0-3 of the status register are not affected.

MOV STS, A Op Code: 90H



3. RD and WR are edge triggered. IBF, OBF, F₁ and INT change internally after the trailing edge of RD or WR.




During the time that the host CPU is reading the status register, the 8042/8742 is prevented from updating this register or is 'locked out.'

4. P₂₄ and P₂₅ are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the "EN FLAGS" instruction has been executed, P₂₄ becomes the OBF (Output Buffer Full) pin. A "1" written to P₂₄ enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to P₂₄ disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPI-41A (in Output Data Bus Buffer).


If "EN FLAGS" has been executed, P₂₅ becomes the IBF (Input Buffer Full) pin. A "1" written to P₂₅ enables the IBF pin (the pin outputs the inverse of the IBF Status Bit). A "0" written to P₂₅ disables the IBF

pin (the pin remains low). This pin can be used to indicate that the UPI-42 is ready for data.



DATA BUS BUFFER INTERRUPT CAPABILITY


EN FLAGS Op Code: 0F5H



5. P₂₆ and P₂₇ are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.


If the "EN DMA" instruction has been executed, P₂₆ becomes the DRQ (DMA ReQuest) pin. A "1" written to P₂₆ causes a DMA request (DRQ is activated). DRQ is deactivated by DACK RD, DACK WR, or execution of the "EN DMA" instruction.

If "EN DMA" has been executed, P₂₇ becomes the DACK (DMA ACKnowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.



DMA HANDSHAKE CAPABILITY

EN DMA Op Code: 0E5H



6. The RESET input on the 8042/8742 includes a 2-stage synchronizer to support reliable reset operation for 12 MHz operation.
7. When EA is enabled on the 8042/8742, the program counter is placed on Port 1 and the lower three bits of Port 2 (MSB = P₂₂, LSB = P₁₀). On the 8042/8742 this information is multiplexed with PORT DATA (see port timing diagrams at end of this data sheet).
8. The 8042/8742 supports single step mode as described in the pin description section.

APPLICATIONS




Figure 3. 8085AH-8042/8742 Interface




Figure 5. 8042/8742-8243 Keyboard Scanner




Figure 4. 8048H-8042/8742 Interface




Figure 6. 8042/8742 80-Column Matrix Printer Interface

PROGRAMMING, VERIFYING, AND ERASING THE 8742 EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock Input (1 to 12MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P20-1	Address Input
V _{DD}	Programming Power Supply
PROG	Program Pulse Input

WARNING

An attempt to program a missocketed 8742 will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

1. $A_0 = 0V$, $\overline{CS} = 5V$, $EA = 5V$, $\overline{RESET} = 0V$, $TEST0 = 5V$, $V_{DD} = 5V$, clock applied or internal oscillator operating, BUS and PROG floating.
2. Insert 8742 in programming socket
3. $TEST\ 0 = 0V$ (select program mode)
4. $EA = 18V$ (active program mode)*
5. Address applied to BUS and P₂₀₋₂₂
6. $\overline{RESET} = 5V$ (latch address)
7. Data applied to BUS**
8. $V_{DD} = 20V$ (programming power)**
9. $PROG = 0V$ followed by one 50 ms pulse to 18V**
10. $V_{DD} = 5V$
11. $TEST\ 0 = 5V$ (verify mode)

12. Read and verify data on BUS
13. TEST 0 = 0v
14. RESET = 0v and repeat from step 5
15. Programmer should be at conditions of step 1 when 8742 is removed from socket

*When verifying ROM, EA = 12V.

**Not used in verifying ROM procedure.

8742 Erasure Characteristics

The erasure characteristics of the 8742 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8742 in approximately 3 years while it would take ap-

proximately one week to cause erasure when exposed to direct sunlight. If the 8742 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8742 window to prevent unintentional erasure.

The recommended erasure procedure for the 8742 is exposure to shortwave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 µW/cm² power rating. The 8742 should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.




Figure 8. 8042/8742 80-Column Matrix Printer Interface




Figure 9. 8042/8742 8243 Keyboard Scanner

WARNING
An attempt to program a missocketed 8742 will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to diagnose the programmer.

The Program/Verify sequence is:

1. A₀ = 0V, CS = 5V, EA = 5V, RESET = 0V, TEST0 = 5V, V_{DD} = 5V, clock applied or internal oscillator operating, BUS and PROG floating.
2. Insert 8742 in programming socket.
3. TEST 0 = 0V (select program mode).
4. EA = 18V (active program mode).
5. Address applied to BUS and CS.
6. RESET = 5V (latch address).
7. Data applied to BUS.**
8. V_{DD} = 20V (programming power).**
9. PROG = 0V followed by one or more pulses to 18V**
10. V_{DD} = 5V
11. TEST 0 = 5V (verify mode).

PROGRAMMING, VERIFYING, AND ERASING THE 8742 EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
PROG	Program Pulse Input
V _{DD}	Programming Power Supply
P20-1	Address Input
BUS	Address and Data Input
EA	Activation of Program/Verify Modes
TEST 0	Selection of Program or Verify Mode
Reset	Initialization and Address Latching
XTAL 1	Clock Input (1 to 15MHz)

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature - 65°C to + 150°C
Voltage on Any Pin With Respect to Ground - 0.5V to + 7V
Power Dissipation 1.5 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (T_A = 0° to + 70°C, V_{CC} = V_{DD} = + 5V ± 10%)

Symbol	Parameter	8042		8742/8642		Units	Notes
		Min.	Max.	Min.	Max.		
V _{IL}	Input Low Voltage (Except XTAL1, XTAL2, RESET)	- 0.5	0.8	- 0.5	0.8	V	
V _{IL1}	Input Low Voltage (XTAL1, XTAL2, RESET)	- 0.5	0.6	- 0.5	0.6	V	
V _{IH}	Input High Voltage (Except XTAL1, XTAL2, RESET)	2.2	V _{CC}	2.2	V _{CC}	V	
V _{IH1}	Input High Voltage (XTAL1, XTAL2, RESET)	3.8	V _{CC}	3.8	V _{CC}	V	
V _{OL}	Output Low Voltage (D ₀ -D ₇)		0.45		0.45	V	I _{OL} = 2.0 mA
V _{OL1}	Output Low Voltage (P ₁₀ P ₁₇ , P ₂₀ P ₂₇ , Sync)		0.45		0.45	V	I _{OL} = 1.6 mA
V _{OL2}	Output Low Voltage (PROG)		0.45		0.45	V	I _{OL} = 1.0 mA
V _{OH}	Output High Voltage (D ₀ -D ₇)	2.4		2.4		V	I _{OH} = - 400 μA
V _{OH1}	Output High Voltage (All Other Outputs)	2.4		2.4		V	I _{OH} = - 50 μA
I _{IL}	Input Leakage Current (T ₀ , T ₁ , RD, WR, CS, A ₀ , EA)		± 10		± 10	μA	V _{SS} ≤ V _{IN} ≤ V _{CC}
I _{OFL}	Output Leakage Current (D ₀ -D ₇ , High Z State)		± 10		± 10	μA	V _{SS} + 0.45 ≤ V _{OUT} ≤ V _{CC}
I _{LI}	Low Input Load Current (P ₁₀ P ₁₇ , P ₂₀ P ₂₇)		0.5		0.5	mA	V _{IL} = 0.8V
I _{LI1}	Low Input Load Current (RESET, SS)		0.2		0.2	mA	V _{IL} = 0.8V
I _{DD}	V _{DD} Supply Current		15		15	mA	Typical = 5 mA
I _{CC} + I _{DD}	Total Supply Current		125		125	mA	Typical = 60 mA
I _{IH}	Input Leakage Current		100		100	μA	V _{IN} = V _{CC}
C _{IN}	Input Capacitance		10		10	pF	
C _{I/O}	I/O Capacitance		20		20	pF	

D.C. CHARACTERISTICS—PROGRAMMING (T_A = 25°C ± 5°C, V_{CC} = 5V ± 5%, V_{DD} = 20V ± .5V)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{DOH}	V _{DD} Program Voltage High Level	19.5	20.5	V	
V _{DDL}	V _{DD} Voltage Low Level	4.75	5.25	V	
V _{PH}	PROG Program Voltage High Level	17.5	18.5	V	
V _{PL}	PROG Voltage Low Level		0.2	V	
V _{EAH}	EA Program or Verify Voltage High Level	17.5	18.5	V	
V _{EAL}	EA Voltage Low Level		5.25	V	
I _{DD}	V _{DD} High Voltage Supply Current		30.0	mA	
I _{PROG}	PROG High Voltage Supply Current		16.0	mA	
I _{EA}	EA High Voltage Supply Current		1.0	mA	

A.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{SS} = 0\text{V}$, $V_{CC} = V_{DD} = +5\text{V} \pm 10\%$)**DBB READ**

Symbol	Parameter	8042		8642/8742		Units
		Min.	Max.	Min.	Max.	
t_{AR}	CS, A_0 Setup to RD \dagger	0		0		ns
t_{RA}	CS, A_0 Hold After RD \dagger	0		0		ns
t_{RR}	RD Pulse Width	160		160		ns
t_{AD}	CS, A_0 to Data Out Delay		130		130	ns ^[1]
t_{RD}	RD \dagger to Data Out Delay		130		130	ns ^[1]
t_{DF}	RD \dagger to Data Float Delay		85		85	ns
t_{CY}	Cycle Time	1.25	15	1.25	15	μs ^[2]

DBB WRITE

Symbol	Parameter	8042		8642/8742		Units
		Min.	Max.	Min.	Max.	
t_{AW}	CS, A_0 Setup to WR \dagger	0		0		ns
t_{WA}	CS, A_0 Hold After WR \dagger	0		0		ns
t_{WW}	WR Pulse Width	160		160		ns
t_{DW}	Data Setup to WR \dagger	130		130		ns
t_{WD}	Data Hold After WR \dagger	0		0		ns

NOTES:1. $C_L = 100\text{ pF}$.

2. 12 MHz XTAL.

A.C. CHARACTERISTICS—PROGRAMMING ($T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{DD} = 20\text{V} \pm 5\text{V}$)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AW}	Address Setup Time to $\overline{\text{RESET}}$ \dagger	41cy			
t_{WA}	Address Hold Time After $\overline{\text{RESET}}$ \dagger	41cy			
t_{DW}	Data in Setup Time to PROG \dagger	41cy			
t_{WD}	Data in Hold Time After PROG \dagger	41cy			
t_{PH}	$\overline{\text{RESET}}$ Hold Time to Verify	41cy			
t_{VDDW}	V_{DD} Setup Time to PROG \dagger	41cy			
t_{VDDH}	V_{DD} Hold Time After PROG \dagger	0			
t_{PW}	Program Pulse Width	50	60	mS	
t_{TW}	Test 0 Setup Time for Program Mode	41cy			
t_{WT}	Test 0 Hold Time After Program Mode	41cy			
t_{DO}	Test 0 to Data Out Delay		41cy		
t_{WW}	$\overline{\text{RESET}}$ Pulse Width to Latch Address	41cy			
t_r, t_f	V_{DD} and PROG Rise and Fall Times	0.5	2.0	μs	
t_{CY}	CPU Operation Cycle Time	5.0		μs	
t_{RE}	$\overline{\text{RESET}}$ Setup Time Before EA \dagger .	41cy			

Note: If TEST 0 is high, t_{DO} can be triggered by $\overline{\text{RESET}}$ \dagger .

A.C. CHARACTERISTICS DMA

Symbol	Parameter	8042		8642/8742		Units
		Min.	Max.	Min.	Max.	
t_{ACC}	DACK to WR or RD	0		0		ns
t_{CAC}	RD or WR to DACK	0		0		ns
t_{ACD}	DACK to Data Valid		130		130	ns
t_{CRQ}	RD or WR to DRQ Cleared		100		100	ns ^[1]

NOTE:

1. $C_L = 150$ pF.

A.C. CHARACTERISTICS PORT 2 ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = +5\text{V} \pm 10\%$)


Symbol	Parameter	8042		8642/8742		Units
		Min.	Max.	Min.	Max.	
t_{CP}	Port Control Setup Before Falling Edge of PROG	80		100		ns ^[1]
t_{PC}	Port Control Hold After Falling Edge of PROG	60		60		ns ^[2]
t_{PR}	PROG to Time P2 Input Must Be Valid		650		650	ns ^[1]
t_{PF}	Input Data Hold Time	0	150	0	150	ns ^[2]
t_{DP}	Output Data Setup Time	200		200		ns ^[1]
t_{PD}	Output Data Hold Time	60		60		ns ^[2]
t_{PP}	PROG Pulse Width	700		700		ns

NOTES:


1. $C_L = 80$ pF.

2. $C_L = 20$ pF.


A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. TESTING LOAD CIRCUIT



CRYSTAL OSCILLATOR MODE



DRIVING FROM EXTERNAL SOURCE




LC OSCILLATOR MODE

Symbol	Parameter	Units	Max.	Min.	NOMINAL
$f = \frac{1}{2\sqrt{LC}}$	Oscillator Frequency	Hz	5.2 MHz	3.2 MHz	5.2 MHz
$C' = \frac{C + 3C_{pp}}{2}$	Capacitance	pF	20	20	20
$C_{pp} \approx 5 - 10$ pF	Capacitance	pF	100	100	100


NOTE: EACH C SHOULD BE APPROXIMATELY 20 pF, INCLUDING STRAY CAPACITANCE.

WAVEFORMS

READ OPERATION—DATA BUS BUFFER REGISTER





WRITE OPERATION—DATA BUS BUFFER REGISTER



WAVEFORMS (Continued)

(Continued) WAVEFORMS



NOTES:

1. PROG MUST FLOAT IF EA IS LOW (i.e., = 21V) OR IF TEST₀ = 5V FOR THE 8742. FOR THE 8042 PROG MUST ALWAYS FLOAT.
2. A₀ MUST BE HELD LOW (i.e., = 0V) DURING PROGRAM/VERIFY MODES.
3. TEST 0 MUST BE HELD HIGH.

The 8742 EPROM can be programmed by the following Intel product:

1. Universal PROM Programmer (UPP series) peripheral of the Intellec® Development System with a UPP-549 Personality Card.

WAVEFORMS (Continued)

(Continued)




Table 2. UPI™ Instruction Set

Mnemonic	Description	Bytes	Cycles
ACCUMULATOR			
ADD A, Rr	Add register to A	1	1
ADD A, @Rr	Add data memory to A	1	1
ADD A, #data	Add immediate to A	2	2
ADDC A, Rr	Add register to A with carry	1	1
ADDC A, @Rr	Add data memory to A with carry	1	1
ADDC A, #data	Add immediate to A with carry	2	2
ANL A, Rr	AND register to A	1	1
ANL A, @Rr	AND data memory to A	1	1
ANL A, #data	AND immediate to A	2	2
ORL A, Rr	OR register to A	1	1
ORL A, @Rr	OR data memory to A	1	1
ORL A, #data	OR immediate to A	2	2
XRL A, Rr	Exclusive OR register to A	1	1
XRL A, @Rr	Exclusive OR data memory to A	1	1
XRL A, #data	Exclusive OR immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal Adjust A	1	1
SWAP A	Swap nibbles of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1
INPUT/OUTPUT			
IN A, Pp	Input port to A	1	2
OUTL Pp, A	Output A to port	1	2
ANL Pp, #data	AND immediate to port	2	2
ORL Pp, #data	OR immediate to port	2	2
IN A, DBB	Input DBB to A, clear IBF	1	1
OUT DBB, A	Output A to DBB, set OBF	1	1
MOV STS, A	A ₄ -A ₇ to Bits 4-7 of Status	1	1
MOVD A, Pp	Input Expander port to A	1	2
MOVD Pp, A	Output A to Expander port	1	2
ANLD Pp, A	AND A to Expander port	1	2
ORLD Pp, A	OR A to Expander port	1	2

Mnemonic	Description	Bytes	Cycles
DATA MOVES			
MOV A, Rr	Move register to A	1	1
MOV A, @Rr	Move data memory to A	1	1
MOV A, #data	Move immediate to A	2	2
MOV Rr, A	Move A to register	1	1
MOV @Rr, A	Move A to data memory	1	1
MOV Rr, #data	Move immediate to register	2	2
MOV @Rr, #data	Move immediate to data memory	2	2
MOV A, PSW	Move PSW to A	1	1
MOV PSW, A	Move A to PSW	1	1
XCH A, Rr	Exchange A and register	1	1
XCH A, @Rr	Exchange A and data memory	1	1
XCHD A, @Rr	Exchange digit of A and register	1	1
MOVP A, @A	Move to A from current page	1	2
MOVP3, A, @A	Move to A from page 3	1	2
TIMER/COUNTER			
MOV A, T	Read Timer/Counter	1	1
MOV T, A	Load Timer/Counter	1	1
STRT T	Start Timer	1	1
STRT CNT	Start Counter	1	1
STOP TCNT	Stop Timer/Counter	1	1
EN TCNTI	Enable Timer/Counter Interrupt	1	1
DIS TCNTI	Disable Timer/Counter Interrupt	1	1
CONTROL			
EN DMA	Enable DMA Handshake Lines	1	1
EN I	Enable IBF Interrupt	1	1
DIS I	Disable IBF Interrupt	1	1
EN FLAGS	Enable Master Interrupts	1	1
SEL RB0	Select register bank 0	1	1
SEL RB1	Select register bank 1	1	1
NOP	No Operation	1	1
REGISTERS			
INC Rr	Increment register	1	1
INC @Rr	Increment data memory	1	1
DEC Rr	Decrement register	1	1
SUBROUTINE			
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
RETR	Return and restore status	1	2

Table 2. UPI™ Instruction Set (Continued)

Mnemonic	Description	Bytes	Cycles
DATA MOVES			
CLR C	Clear Carry	1	1
CPL C	Complement Carry	1	1
CLR F0	Clear Flag 0	1	1
CPL F0	Complement Flag 0	1	1
CLR F1	Clear F1 Flag	1	1
CPL F1	Complement F1 Flag	1	1
BRANCH			
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	1	2
DJNZ Rr, addr	Decrement register and jump	2	2
JC addr	Jump on Carry=1	2	2
JNC addr	Jump on Carry=0	2	2
JZ addr	Jump on A Zero	2	2
JNZ addr	Jump on A not Zero	2	2
JT0 addr	Jump on T0=1	2	2
JNT0 addr	Jump on T0=0	2	2
JT1 addr	Jump on T1=1	2	2
JNT1 addr	Jump on T1=0	2	2
JF0 addr	Jump on F0 Flag=1	2	2
JF1 addr	Jump on F1 Flag=1	2	2
JTF addr	Jump on Timer Flag = 1, Clear Flag	2	2
JNIBF addr	Jump on IBF Flag = 0	2	2
JOBF addr	Jump on OBF Flag = 1	2	2
JBb addr	Jump on Accumulator Bit	2	2
TIMER/COUNTER			
EN DMA	Enable DMA Handshake Lines	1	1
EN I	Enable IBF Interrupt	1	1
DIS I	Disable IBF Interrupt	1	1
EN FLAGS	Enable Master Interrupts	1	1
SEL RB0	Select register bank 0	1	1
SEL RB1	Select register bank 1	1	1
NOP	No Operation	1	1
REGISTERS			
INC Rr	Increment register	1	1
INC @Rr	Increment data memory	1	1
DEC Rr	Decrement register	1	1
SUBROUTINE			
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
RETR	Return and restore status	1	2

Mnemonic	Description	Bytes	Cycles
ACCUMULATOR			
ADD A, Rr	Add register to A	1	1
ADD A, @Rr	Add data memory to A	1	1
ADD A, #data	Add immediate to A	2	2
ADDC A, Rr	Add register to A with carry	1	1
ADDC A, @Rr	Add data memory to A with carry	1	1
ADDC A, #data	Add immediate to A with carry	2	2
AND A, Rr	AND register to A	1	1
AND A, @Rr	AND data memory to A	1	1
AND A, #data	AND immediate to A	2	2
ORL A, Rr	OR register to A	1	1
ORL A, @Rr	OR data memory to A	1	1
ORL A, #data	OR immediate to A	2	2
XRL A, Rr	Exclusive OR register to A	1	1
XRL A, @Rr	Exclusive OR data memory to A	1	1
XRL A, #data	Exclusive OR immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal Adjust A	1	1
SWAP A	Swap nibbles of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1
INPUT/OUTPUT			
IN A, Pp	Input port to A	1	2
OUTL Pp, A	Output A to port	1	2
ANL Pp, #data	AND immediate to port	2	2
ORL Pp, #data	OR immediate to port	2	2
IN A, DBB	Input DBB to A, clear IBF	1	1
OUT DBB, A	Output A to DBB, set OBF	1	1
MOV STS, A	A ₇ to Bits 4-7 of Status	1	1
MOV A, Pp	Input Expander port to A	1	2
MOV Pp, A	Output A to Expander port	1	2
ANL Pp, A	AND A to Expander port	1	2
ORL Pp, A	OR A to Expander port	1	2

8243 MCS-48® INPUT/OUTPUT EXPANDER

- Low Cost
- Simple Interface to MCS-48® Microcomputers
- Four 4-Bit I/O Ports
- AND and OR Directly to Ports
- 24-Pin DIP
- Single 5V Supply
- High Output Drive
- Direct Extension of Resident 8048 I/O Ports

The Intel® 8243 is an input/output expander designed specifically to provide a low cost means of I/O expansion for the MCS-48® family of single chip microcomputers. Fabricated in 5 volts NMOS, the 8243 combines low cost, single supply voltage and high drive current capability.

The 8243 consists of four 4-bit bidirectional static I/O ports and one 4-bit port which serves as an interface to the MCS-48 microcomputers. The 4-bit interface requires that only 4 I/O lines of the 8048 be used for I/O expansion, and also allows multiple 8243's to be added to the same bus.

The I/O ports of the 8243 serve as a direct extension of the resident I/O facilities of the MCS-48 microcomputers and are accessed by their own MOV, ANL, and ORL instructions.




Table 1. Pin Description

Symbol	Pin No.	Function
PROG	7	Clock Input. A high to low transition on PROG signifies that address and control are available on P20-P23, and a low to high transition signifies that data is available on P20-P23.
\overline{CS}	6	Chip Select Input. A high on \overline{CS} inhibits any change of output or internal status.
P20-P23	11-8	Four (4) bit bi-directional port contains the address and control bits on a high to low transition of PROG. During a low to high transition contains the data for a selected output port if a write operation, or the data from a selected port before the low to high transition if a read operation.
GND	12	0 volt supply.
P40-P43	2-5	Four (4) bit bi-directional I/O ports.
P50-P53	1, 23-21	May be programmed to be input (during read), low impedance
P60-P63	20-17	latched output (after write), or a tri-state (after read). Data on pins
P70-P73	13-16	P20-P23 may be directly written, ANDed or ORed with previous data.
V _{CC}	24	+5 volt supply.

FUNCTIONAL DESCRIPTION

General Operation

The 8243 contains four 4-bit I/O ports which serve as an extension of the on-chip I/O and are addressed as ports 4-7. The following operations may be performed on these ports:

- Transfer Accumulator to Port.
- Transfer Port to Accumulator.
- AND Accumulator to Port.
- OR Accumulator to Port.

All communication between the 8048 and the 8243 occurs over Port 2 (P20-P23) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles:

The first containing the "op code" and port address and the second containing the actual 4-bits of data. A high to low transition of the PROG line indicates that address is present while a low to high transition indicates the presence of data. Additional 8243's may be added to the 4-bit bus and chip selected using additional output lines from the 8048/8748/8035.

Power On Initialization

Initial application of power to the device forces input/output ports 4, 5, 6, and 7 to the tri-state and port 2 to the input mode. The PROG pin may be either high or low when power is applied. The first high to low transition of PROG causes device to exit power on mode. The power on sequence is initiated if VCC drops below 1V.

Address		Instruction	
P21	P20	Code	Code
0	0	Port 4	Read
0	1	Port 5	Write
1	0	Port 6	ORLD
1	1	Port 7	ANLD

Write Modes

The device has three write modes. MOVD Pi, A directly writes new data into the selected port and old data is lost. ORLD Pi, A takes new data, OR's it with the old data and then writes it to the port. ANLD Pi, A takes new data, AND's it with the old data and then writes it to the port. Operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. On the low to high transition of PROG data on port 2 is transferred to the logic block of the specified output port.

After the logic manipulation is performed, the data is latched and outputed. The old data remains latched until new valid outputs are entered.

Read Mode

The device has one read mode. The operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. As soon as the read operation and port address are decoded, the appropriate outputs are tri-stated, and the input buffers switched on. The read operation is terminated by a low to high transition of the PROG pin. The port (4, 5, 6 or 7) that was selected is switched to the tri-stated mode while port 2 is returned to the input mode.

Normally, a port will be in an output (write mode) or input (read mode). If modes are changed during operation, the first read following a write should be ignored; all following reads are valid. This is to allow the external driver on the port to settle after the first read instruction removes the low impedance drive from the 8243 output. A read of any port will leave that port in a high impedance state.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage on Any Pin
 With Respect to Ground -0.5 V to +7V
 Power Dissipation 1 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5\text{V}$ 10%

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
VIL	Input Low Voltage	-0.5		0.8	V	
VIH	Input High Voltage	2.0		$V_{CC}+0.5$	V	
VOL1	Output Low Voltage Ports 4-7			0.45	V	IOL = 4.5 mA*
VOL2	Output Low Voltage Port 7			1	V	IOL = 20 mA
VOH1	Output High Voltage Ports 4-7	2.4			V	IOH = 240 μ A
IIL1	Input Leakage Ports 4-7	-10		20	μ A	Vin = VCC to OV
IIL2	Input Leakage Port 2, CS, PROG	-10		10	μ A	Vin = VCC to OV
VOL3	Output Low Voltage Port 2			.45	V	IOL = 0.6 mA
ICC	VCC Supply Current		10	20	mA	
VOH2	Output Voltage Port 2	2.4				IOH = 100 μ A
IOL	Sum of all IOL from 16 Outputs			72	mA	4.5 mA Each Pin


*See following graph for additional sink current capability

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5\text{V}$ 10%

Symbol	Parameter	Min	Max	Units	Test Conditions
tA	Code Valid Before PROG	100		ns	80 pF Load
tB	Code Valid After PROG	60		ns	20 pF Load
tC	Data Valid Before PROG	200		ns	80 pF Load
tD	Data Valid After PROG	20		ns	20 pF Load
tH	Floating After PROG	0	150	ns	20 pF Load
tK	PROG Negative Pulse Width	700		ns	
tCS	CS Valid Before/After PROG	50		ns	
tPO	Ports 4-7 Valid After PROG		700	ns	100 pF Load
tLP1	Ports 4-7 Valid Before/After PROG	100		ns	
tACC	Port 2 Valid After PROG		650	ns	80 pF Load



WAVEFORMS






Figure 3

Sink Capability

The 8243 can sink 5 mA @ .45V on each of its 16 I/O lines simultaneously. If, however, all lines are not sinking simultaneously or all lines are not fully loaded, the drive capability of any individual line increases as is shown by the accompanying curve.

For example, if only 5 of the 16 lines are to sink current at one time, the curve shows that each of those 5 lines is capable of sinking 9 mA @ .45V (if any lines are to sink 9 mA the total IOL must not exceed 45 mA or five 9 mA loads).

Example: How many pins can drive 5 TTL loads (1.6 mA) assuming remaining pins are unloaded?

$$\begin{aligned} IOL &= 5 \times 1.6 \text{ mA} = 8 \text{ mA} \\ \epsilon IOL &= 60 \text{ mA from curve} \\ \# \text{ pins} &= 60 \text{ mA} \div 8 \text{ mA/pin} = 7.5 = 7 \end{aligned}$$

In this case, 7 lines can sink 8 mA for a total of 56mA. This leaves 4 mA sink current capability which can be divided in any way among the remaining 8 I/O lines of the 8243.

Example: This example shows how the use of the 20 mA sink capability of Port 7 affects the sinking capability of the other I/O lines.

An 8243 will drive the following loads simultaneously.

- 2 loads—20 mA @ 1V (port 7 only)
- 8 loads—4 mA @ .45V
- 6 loads—3.2 mA @ .45V

Is this within the specified limits?

$\epsilon IOL = (2 \times 20) + (8 \times 4) + (6 \times 3.2) = 91.2 \text{ mA}$.
From the curve: for IOL = 4 mA, $\epsilon IOL \approx 93 \text{ mA}$.
since $91.2 \text{ mA} < 93 \text{ mA}$ the loads are within specified limits.

Although the 20 mA @ 1V loads are used in calculating ϵIOL , it is the largest current required @ .45V which determines the maximum allowable ϵIOL .

NOTE: A 10 to 50K Ω pullup resistor to +5V should be added to 8243 outputs when driving to 5V CMOS directly.




Figure 4. Expander Interface




Figure 5. Output Expander Timing




Figure 6. Using Multiple 8243's

Table 1. Pin Description




Figure 1. 8291, 8292 Block Diagram

Figure 2. Pin Configuration

Table 1. Pin Description

Symbol	Pin No.	Type	Name and Function	Symbol	Pin No.	Type	Name and Function
IFCL	1	I	IFC Received (Latched): The 8292 monitors the IFC Line (when not system controller) through this pin.	V _{CC}	5, 26, 40	P.S.	Voltage: +5V supply input $\pm 10\%$.
X ₁ , X ₂	2, 3	I	Crystal Inputs: Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.	COUNT	39	I	Event Count: When enabled by the proper command the internal counter will count external events through this pin. High to low transition will increment the internal counter by one. The pin is sampled once per three internal instruction cycles (7.5 μ sec sample period when using 5 MHz XTAL). It can be used for byte counting when connected to NDAC, or for block counting when connected to the EOI.
RESET	4	I	Reset: Used to initialize the chip to a known state during power on.	REN	38	O	Remote Enable: The Remote Enable bus signal selects remote or local control of the device on the bus. A GPIB bus management line, as defined by IEEE Std. 488-1978.
CS	6	I	Chip Select Input: Used to select the 8292 from other devices on the common data bus.	DAV	37	I/O	Data Valid: Used during parallel poll to force the 8291 to accept the parallel poll status bits. It is also used during the tcs procedure.
RD	8	I	Read Enable: Allows the master CPU to read from the 8292.	IBFI	36	O	Input Buffer Not Full: Used to interrupt the central processor while the input buffer of the 8292 is empty. This feature is enabled and disabled by the interrupt mask register.
A ₀	9	I	Address Line: Used to select between the data bus and the status register during read operations and to distinguish between data and commands written into the 8292 during write operations.	OBFI	35	O	Output Buffer Full: Used as an interrupt to the central processor while the output buffer of the 8292 is full. The feature can be enabled and disabled by the interrupt mask register.
WR	10	I	Write Enable: Allows the master CPU to write to the 8292.	EOT2	34	I/O	End Or Identify: One of the GPIB management lines, as defined by IEEE Std. 488-1978. Used with ATN as Identify Message during parallel poll.
SYNC	11	O	Sync: 8041A instruction cycle synchronization signal; it is an output clock with a frequency of XTAL \div 15.	SPI	33	O	Special Interrupt: Used as an interrupt on events not initiated by the central processor.
D ₀ -D ₇	12-19	I/O	Data: 8 bidirectional lines used for communication between the central processor and the 8292's data bus buffers and status register.	TCI	32	O	Task Complete Interrupt: Interrupt to the control processor used to indicate that the task requested was completed by the 8292 and the information requested is ready in the data bus buffer.
V _{SS}	7, 20	P.S.	Ground: Circuit ground potential.	CIC	31	O	Controller In Charge: Controls the S/R input of the SRQ bus transceiver. It can also be used to indicate that the 8292 is in charge of the GPIB bus.
SRQ	21	I	Service Request: One of the IEEE control lines. Sampled by the 8292 when it is controller in charge. If true, SPI interrupt to the master will be generated.				
ATNI	22	I	Attention In: Used by the 8292 to monitor the GPIB ATN control line. It is used during the transfer control procedure.				
IFC	23	I/O	Interface Clear: One of the GPIB management lines, as defined by IEEE Std. 488-1978, places all devices in a known quiescent state.				
SYC	24	I	System Controller: Monitors the system controller switch.				
CLTH	27	O	Clear Latch: Used to clear the IFCL latch after being recognized by the 8292. Usually low (except after hardware Reset), it will be pulsed high when IFCL is recognized by the 8292.				
ATNO	29	O	Attention Out: Controls the ATN control line of the bus through external logic for tcs and tca procedures. (ATN is a GPIB control line, as defined by IEEE Std. 488-1978.)				

FUNCTIONAL DESCRIPTION

The 8292 is an Intel 8041A which has been programmed as a GPIB Controller interface element. It is used with the 8291 GPIB Talker/Listener and two 8293 GPIB Transceivers to form a complete IEEE-488 Bus Interface for a microprocessor. The electrical interface is performed by the transceivers, data transfer is done by the talker/listener, and control of the bus is done by the 8292. Figure 3 is a typical controller interface using Intel's GPIB peripherals.




Figure 3. Talker/Listener/Controller Configuration

The internal RAM in the 8041A is used as a special purpose register bank for the 8292. Most of these registers (except for the interrupt flag) can be accessed through commands to the 8292. Table 2 identifies the registers used by the 8292 and how they are accessed.

Interrupt Status Register

SYC	ERR	SRQ	EV	X	IFCR	IBF	OBF
D7							D0

The 8292 can be configured to interrupt the microprocessor on one of several conditions. Upon receipt of the interrupt the microprocessor must read the 8292 interrupt status register to determine which event caused the interrupt, and then the appropriate subroutine can be performed. The interrupt status register is read with A₀ high. With the exception of OBF and IBF, these interrupts are enabled or disabled by the SPI interrupt mask. OBF and IBF have their own bits in the interrupt mask (OBF_I and IBF_I).

OBF Output Buffer Full. A byte is waiting to be read by the microprocessor. This flag is cleared when the output data bus buffer is read.

IBF Input Buffer Full. The byte previously written by the microprocessor has not been read yet by the 8292. If another byte is written to the 8292 before this flag clears, data will be lost. IBF is cleared when the 8292 reads the data byte.

IFCR Interface Clear Received. The GPIB system controller has set IFC. The 8292 has become idle and is no longer in charge of the bus. The flag is cleared when the IACK command is issued.

EV Event Counter Interrupt. The requested number of blocks or data bytes has been transferred. The EV interrupt flag is cleared by the IACK command.

SRQ Service Request. Notifies the 8292 that a service request (SRQ) message has been received. It is cleared by the IACK command.

ERR Error occurred. The type of error can be determined by reading the error status register. This interrupt flag is cleared by the IACK command.

SYC System Controller Switch Change. Notifies the processor that the state of the system controller switch has changed. The actual state is contained in the GPIB Status Register. This flag is cleared by the IACK command.

Table 2. 8292 Registers

READ FROM 8292								WRITE TO 8292							
INTERRUPT STATUS								INTERRUPT MASK							
SYC	ERR	SRQ	EV	X	IFCR	IBF	OBF	1	SPI	TCI	SYC	OBF _I	IBF _I	0	SRQ
D7							D0	D7							D0
ERROR FLAG								ERROR MASK							
X	X	USER	X	X	TOUT ₃	TOUT ₂	TOUT ₁	0	0	0	USER	0	0	TOUT ₃	TOUT ₂
CONTROLLER STATUS								COMMAND FIELD							
CSBS	CA	X	X	SYCS	IFC	REN	SRQ	1	1	1	OP	C	C	C	C
GPIB (BUS) STATUS								EVENT COUNTER							
REN	DAV	EOI	X	SYC	IFC	ANTI	SRQ	D	D	D	D	D	D	D	D
EVENT COUNTER STATUS								TIME OUT							
D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
TIME OUT STATUS															
D	D	D	D	D	D	D	D								

Note: These registers are accessed by a special utility command, see page 6.

Interrupt Mask Register

D7	SPI	TCI	SYC	OBF1	IBF1	D0	SRQ
----	-----	-----	-----	------	------	----	-----

The Interrupt Mask Register is used to enable features and to mask the SPI and TCI interrupts. The flags in the Interrupt Status Register will be active even when masked out. The Interrupt Mask Register is written when A₀ is low and reset by the RINM command. When the register is read, D₇ and D₀ are undefined. An interrupt is enabled by setting the corresponding register bit.

SRQ Enable interrupts on SRQ received.

IBF1 Enable interrupts on input buffer empty.

OBF1 Enable interrupts on output buffer full.

SYC Enable interrupts on a change in the system controller switch.

TCI Enable interrupts on the task completed.

SPI Enable interrupts on special events.

NOTE: The event counter is enabled by the GSEC command, the error interrupt is enabled by the error mask register, and IFC cannot be masked (it will always cause an interrupt).

Controller Status Register

D7	CSBS	CA	X	X	SYCS	IFC	REN	SRQ	D0
----	------	----	---	---	------	-----	-----	-----	----

The Controller Status Register is used to determine the status of the controller function. This register is accessed by the RCST command.

SRQ Service Request line active (CSRS).

REN Sending Remote Enable.

IFC Sending or receiving interface clear.

SYCS System Controller Switch Status (SACS).

CA Controller Active (CACS + CAWS + CSWS).

CSBS Controller Stand-by State (CSBS, CA) = (0,0) — Controller Idle

GPB Bus Status Register

D7	REN	DAV	EOI	X	SYC	IFC	ATNI	SRQ	D0
----	-----	-----	-----	---	-----	-----	------	-----	----

This register contains GPB bus status information. It can be used by the microprocessor to monitor and manage the bus. The GPB Bus Register can be read using the RBST command.

Each of these status bits reflect the current status of the corresponding pin on the 8292.

SRQ Service Request

ATNI Attention In

IFC Interface Clear

SYC System Controller Switch

EOI End or Identify

DAV Data Valid

REN Remote Enable

Event Counter Register

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

The Event Counter Register contains the initial value for the event counter. The counter can count pulses on pin 39 of the 8292 (COUNT). It can be connected to EOI or NDAC to count blocks or bytes respectively during standby state. A count of zero equals 256. This register cannot be read, and is written using the WEVC command.

Event Counter Status Register

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

This register contains the current value in the event counter. The event counter counts back from the initial value stored in the Event Counter Register to zero and then generates an Event Counter Interrupt. This register cannot be written and can be read using a REVC command.

Time Out Register

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

The Time Out Register is used to store the time used for the time out error function. See the individual timeouts (TOUT1, 2, 3) to determine the units of this counter. This Time Out Register cannot be read, and it is written with the WTOUT command.

Time Out Status Register

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

This register contains the current value in the time out counter. The time out counter decrements from the original value stored in the Time Out Register. When zero is reached, the appropriate error interrupt is generated. If the register is read while none of the time out functions are active, the register will contain the last value reached the last time a function was active. The Time Out Status Register cannot be written, and it is read with the RTOUT command.

Error Flag Register

D7	X	X	USER	X	X	TOUT ₃	TOUT ₂	TOUT ₁	D0
----	---	---	------	---	---	-------------------	-------------------	-------------------	----

Four errors are flagged by the 8292 with a bit in the Error Flag Register. Each of these errors can be masked by the Error Mask Register. The Error Flag Register cannot be written, and it is read by the IACK command when the error flag in the Interrupt Status Register is set.

TOUT1 Time Out Error 1 occurs when the current controller has not stopped sending ATN after receiving the TCT message for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 1800 t_{cy}. After flagging the error, the 8292 will remain in a loop trying to take control until the current controller stops sending ATN or a new command is written by the microprocessor. If a new command is written, the 8292 will return to the loop after executing it.

TOUT2 Time Out Error 2 occurs when the transmission between the addressed talker and listener has not started for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 45 t_{CY} . This feature is only enabled when the controller is in the CSBS state.

TOUT3 Time Out Error 3 occurs when the handshake signals are stuck and the 8292 is not succeeding in taking control synchronously for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 1800 t_{CY} . The 8292 will continue checking ATNI until it becomes true or a new command is received. After performing the new command, the 8292 will return to the ATNI checking loop.

USER User error occurs when request to assert IFC or REN was received and the 8292 was not the system controller.

Error Mask Register

0	0	USER	0	0	TOUT3	TOUT2	TOUT1
---	---	------	---	---	-------	-------	-------

The Error Mask Register is used to mask the interrupt from a particular type of error. Each type of error interrupt is enabled by setting the corresponding bit in the Error Mask Register. This register can be read with the RERM command and written with A₀ low.

Command Register

1	1	1	OP	C	C	C	C
---	---	---	----	---	---	---	---

Commands are performed by the 8292 whenever a byte is written with A₀ high. There are two categories of commands distinguished by the OP bit (bit 4). The first category is the operation command (OP=1). These commands initiate some action on the interface bus. The second category is the utility commands (OP=0). These commands are used to aid the communication between the processor and the 8292.

OPERATION COMMANDS

Operation commands initiate some action on the GPIB interface bus. It is using these commands that the control functions such as polling, taking and passing control, and system controller functions are performed. A TCI interrupt is generated upon successful completion of each of these functions.

F0 — SPCNI — Stop Counter Interrupts

This command disables the internal counter interrupt so that the 8292 will stop interrupting the master on event counter underflows. However, the counter will continue counting and its contents can still be used.

F1 — GIDL — Go To Idle

This command is used during the transfer of control procedure while transferring control to another controller. The 8292 will respond to this command only if it is in the active state. ATNO will go high, and C_{IC} will be high so that this 8292 will no longer be driving the ATN line on the GPIB interface bus.

F2 — RST — Reset

This command has the same effect as asserting the external reset on the 8292. For details, refer to the reset procedure described later.

F3 — RSTI — Reset Interrupts

This command resets any pending interrupts and clears the error flags. The 8292 will not return to any loop it was in (such as from the time out interrupts).

F4 — GSEC — Go To Standby, Enable Counting

The function causes ATNO to go high and the counter will be enabled. If the 8292 was not the active controller, this command will exit immediately. If the 8292 is the active controller, the counter will be loaded with the value stored in the Event Counter Register, and the internal interrupt will be enabled so that when the counter reaches zero, the SPI interrupt will be generated. SPI will be generated every 256 counts thereafter until the controller exits the standby state or the SPCNI command is written. An initial count of 256 (zero in the Event Counter Register) will be used if the WEVC command is not executed. If the data transmission does not start, a TOUT2 error will be generated.

F5 — EXPP — Execute Parallel Poll

This command initiates a parallel poll by asserting ATN and EOI (IDY message) true. The 8291 should be previously configured as a listener. Upon detection of DAV true, the 8291 enters ACDS and latches the parallel poll response (PPR) byte into its data in register. The master will be interrupted by the 8291 BI interrupt when the PPR byte is available. No interrupts except the IBFI will be generated by the 8292. The 8292 will respond to this command only when it is the active controller.

F6 — GTSB — Go To Standby

If the 8292 is the active controller, ATNO will go high then TCI will be generated. If the data transmission does not start, a TOUT2 error will be generated.

F7 — SLOC — Set Local Mode

If the 8292 is the system controller, then REN will be asserted false for at least 100 μ sec. If it is not the system controller, the User Error bit will be set in the Error Flag Register.

F8 — SREM — Set Interface To Remote Control

This command will set REN true if this 8292 is the system controller. If not, the User Error bit will be set in the Error Flag Register.

This command will cause IFC to be asserted true for at least 100 μ sec if this 8292 is the system controller. If it is in CIDS, it will take control over the bus (see the TCNTR command).

FA — TCNTR — Take Control

The transfer of control procedure is coordinated by the master with the 8291 and 8292. When the master receives a TCT message from the 8291, it should issue the TCNTR command to the 8292. The following events occur to take control:

1. The 8292 checks to see if it is in CIDS, and if not, it exits.
2. Then $\overline{\text{ATN}}$ is checked until it becomes high. If the current controller does not release ATN for the time specified by the Time Out Register, then a TOUT1 error is generated. The 8292 will return to this loop after an error or any command except the RST and RSTI commands.
3. After the current controller releases ATN, the 8292 will assert $\overline{\text{ATNO}}$ and $\overline{\text{CIC}}$ low.
4. Finally, the TCI interrupt is generated to inform the master that it is in control of the bus.

FC — TCASY — Take Control Asynchronously

TCAS transfers the 8292 from CSBS to CACS independent of the handshake lines. If a bus hangup is detected (by an error flag), this command will force the 8292 to take control (asserting ATN) even if the AH function is not in ANRS (Acceptor Not Ready State). This command should be used very carefully since it may cause the loss of a data byte. Normally, control should be taken synchronously. After checking the controller function for being in the CSBS (else it will exit immediately), $\overline{\text{ATNO}}$ will go low, and a TCI interrupt will be generated.

FD — TCSY — Take Control Synchronously

There are two different procedures used to transfer the 8292 from CSBS to CACS depending on the state of the 8291 in the system. If the 8291 is in "continuous AH cycling" mode (Aux. Reg. A0=A1=1), then the following procedure should be followed:

1. The master microprocessor stops the continuous AH cycling mode in the 8291;
2. The master reads the 8291 Interrupt Status Register;
3. If the END bit is set, the master sends the TCSY command to the 8292;
4. If the END bit was not set, the master reads the 8291 Data In Register and then waits for another BI interrupt from the 8291. When it occurs, the master sends the 8292 the TCSY command.

If the 8291 is not in AH cycling mode, then the master just waits for a BI interrupt and then sends the TCSY command. After the TCSY command has been issued, the 8292 checks for CSBS. If CSBS, then it exits the routine. Otherwise, it then checks the DAV bit in the GPIB status. When DAV becomes false, the 8292 will

low. If DAV does not go low, a TOUT3 error will be generated.

FE — STCNI — Start Counter Interrupts

This command enables the internal counter interrupt. The counter is enabled by the GSEC command.

UTILITY COMMANDS

All these commands are either Read or Write to registers in the 8292. Upon completion of Read commands, the TCI (Task Completed Interrupt) will be generated. Note that writing to the Error Mask Register and the Interrupt Mask Register are done directly.

E1 — WTOUT — Write To Time Out Register

The byte written to the data bus buffer (with A₀=0) following this command will determine the time used for the time out function. Since this function is implemented in software, this will not be an accurate time measurement. This feature is enable or disable by the Error Mask Register. No interrupts except for the $\overline{\text{IBFI}}$ will be generated upon completion.

E2 — WEVC — Write To Event Counter

The byte written to the data bus buffer (with A₀=0) following this command will be loaded into the Event Counter Register and the Event Counter Status for byte counting or EOI counting. Only $\overline{\text{IBFI}}$ will indicate completion of this command.

E3 — REVC — Read Event Counter Status

This command transfers the contents of the Event Counter into the data bus buffer. A TCI is generated when the data is available in the data bus buffer.

E4 — RERF — Read Error Flag Register

This command transfers the contents of the Error Flag Register into the data bus buffer. A TCI is generated when the data is available.

E5 — RINM — Read Interrupt Mask Register

This command transfers the contents of the Interrupt Mask Register into the data bus buffer. This register is available to the processor so that it does not need to store this information elsewhere. A TCI is generated when the data is available in the data bus buffer.

E6 — RCST — Read Controller Status Register

This command transfers the contents of the Controller Status Register into the data bus buffer and a TCI interrupt is generated.

E7 — RBST — Read GPIB Bus Status Register

This command transfers the contents of the GPIB Bus Status Register into the data bus buffer, and a TCI interrupt is generated when the data is available.

E9 — RTOUT — Read Time Out Status Register

This command transfers the contents of the Time Out Status Register into the data bus buffer, and a TCI interrupt is generated when the data is available.

EA — RERM — Read Error Mask Register

This command transfers the contents of the Error Mask Register to the data bus buffer so that the processor does not need to store this information elsewhere. A TCI interrupt is generated when the data is available.

Interrupt Acknowledge

SYC	ERR	SRQ	EV	1	IFCR	1	1
D ₇							D ₀

Each named bit in an Interrupt Acknowledge (IACK) corresponds to a flag in the Interrupt Status Register. When the 8292 receives this command, it will clear the SPI and the corresponding bits in the Interrupt Status Register. If not all the bits were cleared, then the SPI will be set true again. If the error flag is not acknowledged by the IACK command, then the Error Flag Register will be transferred to the data bus buffer, and a TCI will be generated.

NOTE: XXXX1X11 is an undefined operation or utility command, so no conflict exists between the IACK operation and utility commands.

SYSTEM OPERATION**8292 To Master Processor Interface**

Communication between the 8292 and the Master Processor can be either interrupt based communication or based upon polling the interrupt status register in predetermined intervals.

Interrupt Based Communication

Four different interrupts are available from the 8292:

- OBFI** Output Buffer Full Interrupt
- IBFI** Input Buffer Not Full Interrupt
- TCI** Task Completed Interrupt
- SPI** Special Interrupt

Each of the interrupts is enabled or disabled by a bit in the interrupt mask register. Since OBFI and IBFI are directly connected to the OBF and IBF flags, the master can write a new command to the input data bus buffer as soon as the previous command has been read.

The TCI interrupt is useful when the master is sending commands to the 8292. The pending TCI will be cleared with each new command written to the 8292. Commands sent to the 8292 can be divided into two major groups:

1. Commands that require response back from the 8292 to the master, e.g., reading register.
2. Commands that initiate some action or enable features but do not require response back from the 8292, e.g., enable data bus buffer interrupts.

With the first group, the TCI interrupt will be used to indicate that the required response is ready in the data bus buffer and the master may continue and read it. With the second group, the interrupt will be used to indicate completion of the required task, so that the master may send new commands.

The SPI should be used when immediate information or special events is required (see the Interrupt Status Register).

"Polling Status" Based Communication

When interrupt based communication is not desired, all interrupts can be masked by the interrupt mask register. The communication with the 8292 is based upon sequential poll of the interrupt status register. By testing the OBF and IBF flags, the data bus buffer status is determined while special events are determined by testing the other bits.

Receiving IFC

The IFC pulse defined by the IEEE-488 standard is at least 100 μ sec. In this time, all operation on the bus should be aborted. Most important, the current controller (the one that is in charge at that time) should stop sending ATN or EOI. Thus, IFC must externally gate $\overline{\text{CIC}}$ (controller in charge) and $\overline{\text{ATNO}}$ to ensure that this occurs.

Reset and Power Up Procedure

After the 8292 has been reset either by the external reset pin, the device being powered on, or a RST command, the following sequential events will take place:

1. All outputs to the GPIB interface will go high ($\overline{\text{SRQ}}$, $\overline{\text{ATNI}}$, $\overline{\text{IFC}}$, $\overline{\text{CLTH}}$, $\overline{\text{ATNO}}$, $\overline{\text{CIC}}$, $\overline{\text{TCI}}$, $\overline{\text{SPI}}$, $\overline{\text{EOI}}$, $\overline{\text{OBFI}}$, $\overline{\text{IBFI}}$, $\overline{\text{DAV}}$, $\overline{\text{REV}}$).
2. The four interrupt outputs ($\overline{\text{TCI}}$, $\overline{\text{SPI}}$, $\overline{\text{OBFI}}$, $\overline{\text{IBFI}}$) and $\overline{\text{CLTH}}$ output will go low.
3. The following registers will be cleared:
 - Interrupt Status
 - Interrupt Mask
 - Error Flag
 - Error Mask
 - Time Out
 - Event Counter (= 256), Counter is disabled.
4. If the 8292 is the system controller, an ABORT command will be executed, the 8292 will become the controller in charge, and it will enter the CACS state. If it is not the system controller, it will remain in CIDS.

System Configuration

The 8291 and 8292 must be interfaced to an IEEE-488 bus meeting a variety of specifications including drive capability and loading characteristics. To interface the 8291 and the 8292 without the 8293's, several external gates are required, using a configuration similar to that used in Figure 5.





Figure 4. 8291 and 8292 System Configuration



Ambient Temperature Under Bias.....0°C to 70°C
Storage Temperature.....-65°C to +150°C
Voltage on Any Pin With Respect
to Ground.....0.5V to +7V
Power Dissipation.....1.5 Watt

maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (T_A = 0°C to 70°C, V_{SS} = 0V: 8292, V_{CC} = ±5V ±10%)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{IL1}	Input Low Voltage (All Except X ₁ , X ₂ , RESET)	-0.5	0.8	V	
V _{IL2}	Input Low Voltage (X ₁ , X ₂ , RESET)	-0.5	0.6	V	
V _{IH1}	Input High Voltage (All Except X ₁ , X ₂ , RESET)	2.2	V _{CC}	V	
V _{IH2}	Input High Voltage (X ₁ , X ₂ , RESET)	3.8	V _{CC}	V	
V _{OL1}	Output Low Voltage (D ₀ -D ₇)		0.45	V	I _{OL} = 2.0 mA
V _{OL2}	Output Low Voltage (All Other Outputs)		0.45	V	I _{OL} = 1.6 mA
V _{OH1}	Output High Voltage (D ₀ -D ₇)	2.4		V	I _{OH} = -400 μA
V _{OH2}	Output High Voltage (All Other Outputs)	2.4		V	I _{OH} = -50 μA
I _{IL}	Input Leakage Current (COUNT, IFCL, RD, WR, CS, A ₀)		±10	μA	V _{SS} ≤ V _{IN} ≤ V _{CC}
I _{OZ}	Output Leakage Current (D ₀ -D ₇ , High Z State)		±10	μA	V _{SS} + 0.45 ≤ V _{IN} ≤ V _{CC}
I _{LI1}	Low Input Load Current (Pins 21-24, 27-38)		0.5	mA	V _{IL} = 0.8V
I _{LI2}	Low Input Load Current (RESET)		0.2	mA	V _{IL} = 0.8V
I _{CC}	Total Supply Current		125	mA	Typical = 65 mA
I _{IH}	Input High Leakage Current (Pins 21-24, 27-38)		100	μA	V _{IN} = V _{CC}
C _{IN}	Input Capacitance		10	pF	
C _{I/O}	I/O Capacitance		20	pF	

A.C. CHARACTERISTICS (T_A = 0°C to 70°C, V_{SS} = 0V: 8292, V_{CC} = +5V ±10%)

DBB READ

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AR}	CS, A ₀ Setup to RD↓	0		ns	
t _{RA}	CS, A ₀ Hold After RD↑	0		ns	
t _{RR}	RD Pulse Width	250		ns	
t _{AD}	CS, A ₀ to Data Out Delay		225	ns	C _L = 150 pF
t _{RD}	RD↓ to Data Out Delay		225	ns	C _L = 150 pF
t _{DF}	RD↑ to Data Float Delay		100	ns	
t _{CY}	Cycle Time	2.5	15	μs	

DBB WRITE

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AW}	CS, A ₀ Setup to WR↓	0		ns	
t _{WA}	CS, A ₀ Hold After WR↑	0		ns	
t _{WW}	WR Pulse Width	250		ns	
t _{DW}	Data Setup to WR↑	150		ns	
t _{WD}	Data Hold After WR↓	0		ns	


COMMAND TIMINGS^[1,3]

Code	Name	Execution Time	IBFI†	TCI ^[2]	SPI	ATN \bar{O}	CIC	IFC	REN	EOI	DAV	Comments
E1	WTOUT	63	24									
E2	WEVC	63	24									
E3	REVC	71	24	51								
E4	RERF	67	24	47								
E5	RINM	69	24	49								
E6	RCST	97	24	77								
E7	RBST	92	24	72								
E8												
E9	RTOUT	69	24	49								
EA	RERM	69	24	49								
F0	SPCNI	53	24									Count Stops After 39
F1	GIOL	88	24	70		†61	†61					
F2	RST	94	24		‡52							Not System Controller
F2	RST	214	24	192	‡52	‡179	‡174	‡101				System Controller
F3	RSTI	61	24									
F4	GSEC	125	24	107		†98						
F5	EXPP	75	24						‡53 ‡59	‡55 ‡57		
F6	GTSB	118	24	100		†91						
F7	SLOC	73	24	55				‡46				
F8	SREM	91	24	73				‡64				
F9	ABORT	155	24	133		‡120	‡115	‡42				
FA	TCNTR	108	24	86		‡71	‡68					
FC	TCAS	92	24	67		‡55						
FD	TCSY	115	24	91		‡80						
FE	STCNI	59	24									Starts Count After 43
PIN	RESET	29	—	‡7	‡7							Not System Controller
X	IACK	116	—		‡73 ‡98							If Interrupt Pending


Notes:

1. All times are multiples of t_{CY} from the 8041A command interrupt.
2. TCI clears after 7 t_{CY} on all commands.
3. † indicates a level transition from low to high, ‡ indicates a high to low transition.

A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. TESTING LOAD CIRCUIT




CLOCK DRIVER CIRCUITS

CRYSTAL OSCILLATOR MODE




CRYSTAL SERIES RESISTANCE SHOULD BE
<75Ω AT 6 MHz; <180Ω AT 3.6 MHz.

DRIVING FROM EXTERNAL SOURCE



BOTH XTAL1 AND XTAL2 SHOULD BE DRIVEN.
RESISTORS TO V_{CC} ARE NEEDED TO ENSURE $V_{IH} = 3.8V$
IF TTL CIRCUITRY IS USED.


LC OSCILLATOR MODE




EACH C SHOULD BE APPROXIMATELY 20 pF, INCLUDING STRAY CAPACITANCE.

WAVEFORMS

READ OPERATION—DATA BUS BUFFER REGISTER



WRITE OPERATION — DATA BUS BUFFER REGISTER



The following tables and state diagrams were taken from the IEEE Standard Digital Interface for Program-

mable Instrumentation, IEEE Std. 488-1978. This document is the official standard for the GPIB bus and can be purchased from IEEE, 345 East 47th St., New York, NY 10017.

C MNEMONICS

Messages	Interface States
pon = power on	CIDS = controller idle state
rsr = request system control	CADS = controller addressed state
rpp = request parallel poll	CTRS = controller transfer state
gts = go to standby	CACS = controller active state
tca = take control asynchronously	CPWS = controller parallel poll wait state
tcs = take control synchronously	CPPS = controller parallel poll state
sic = send interface clear	CSBS = controller standby state
sre = send remote enable	CSHS = controller standby hold state
IFC = interface clear	CAWS = controller active wait state
ATN = attention	CSWS = controller synchronous wait state
TCT = take control	CSRS = controller service requested state
	CSNS = controller service not requested state
	SNAS = system control not active state
	SACS = system control active state
	SRIS = system control remote enable idle state
	SRNS = system control remote enable not active state
	SRAS = system control remote enable active state
	SIIS = system control interface clear idle state
	SINS = system control interface clear not active state
	SIAS = system control interface clear active state
	<u>(ACDS)</u> = accept data state (AH function)
	<u>(ANRS)</u> = acceptor not ready state (AH function)
	<u>(SDYS)</u> = source delay state (SH function)
	<u>(STRS)</u> = source transfer state (SH function)
	<u>(TADS)</u> = talker addressed state (T function)




Figure A.1. C State Diagram

**Bus Signal Line(s) and Coding That
Asserts the True Value of the Message**

Mnemonic	Message Name	T Y P E	C L A S S	D I O	D I O								N N D R D A F A V D C	A T T O R N I	E S T O R Q U E	I R F C N
					8	7	6	5	4	3	2	1				
ACG	Addressed Command Group	M	AC	Y	0	0	0	X	X	X	X	XXX	1	X	X	X
ATN	Attention	U	UC	X	X	X	X	X	X	X	X	XXX	1	X	X	X
DAB	Data Byte (Notes 1, 9)	M	DD	D	D	D	D	D	D	D	D	XXX	0	X	X	X
DAC	Data Accepted	U	HS	X	X	X	X	X	X	X	X	XX0	X	X	X	X
DAV	Data Valid	U	HS	X	X	X	X	X	X	X	X	1XX	X	X	X	X
DCL	Device Clear	M	UC	Y	0	0	1	0	1	0	0	XXX	1	X	X	X
END	End	U	ST	X	X	X	X	X	X	X	X	XXX	0	1	X	X
EOS	End of String (Notes 2, 9)	M	DD	E	E	E	E	E	E	E	E	XXX	0	X	X	X
GET	Group Execute Trigger	M	AC	Y	0	0	0	1	0	0	0	XXX	1	X	X	X
GTL	Go to Local	M	AC	Y	0	0	0	0	0	0	1	XXX	1	X	X	X
IDY	Identify	U	UC	X	X	X	X	X	X	X	X	XXX	X	1	X	X
IFC	Interface Clear	U	UC	X	X	X	X	X	X	X	X	XXX	X	X	X	1
LAG	Listen Address Group	M	AD	Y	0	1	X	X	X	X	X	XXX	1	X	X	X
LLO	Local Lock Out	M	UC	Y	0	0	1	0	0	0	1	XXX	1	X	X	X
MLA	My Listen Address (Note 3)	M	AD	Y	0	1	L	L	L	L	L	XXX	1	X	X	X
MTA	My Talk Address (Note 4)	M	AD	Y	1	0	T	T	T	T	T	XXX	1	X	X	X
MSA	My Secondary Address (Note 5)	M	SE	Y	1	1	S	S	S	S	S	XXX	1	X	X	X
NUL	Null Byte	M	DD	0	0	0	0	0	0	0	0	XXX	X	X	X	X
OSA	Other Secondary Address	M	SE	(OSA = SCG ^ MSA)												
OTA	Other Talk Address	M	AD	(OTA = TAG ^ MTA)												
PCG	Primary Command Group	M	—	(PCG = ACG v UCG v LAG v TAG)												
PPC	Parallel Poll Configure	M	AC	Y	0	0	0	0	1	0	1	XXX	1	X	X	X
PPE	Parallel Poll Enable (Note 6)	M	SE	Y	1	1	0	S	P	P	P	XXX	1	X	X	X
PPD	Parallel Poll Disable (Note 7)	M	SE	Y	1	1	1	D	D	D	D	XXX	1	X	X	X
PPR1	Parallel Poll Response 1	U	ST	X	X	X	X	X	X	X	1	XXX	1	1	X	X
PPR2	Parallel Poll Response 2	U	ST	X	X	X	X	X	X	1	X	XXX	1	1	X	X
PPR3	Parallel Poll Response 3	U	ST	X	X	X	X	1	X	X	X	XXX	1	1	X	X
PPR4	Parallel Poll Response 4	U	ST	X	X	X	X	1	X	X	X	XXX	1	1	X	X
PPR5	Parallel Poll Response 5	U	ST	X	X	X	1	X	X	X	X	XXX	1	1	X	X
PPR6	Parallel Poll Response 6	U	ST	X	X	1	X	X	X	X	X	XXX	1	1	X	X
PPR7	Parallel Poll Response 7	U	ST	X	1	X	X	X	X	X	X	XXX	1	1	X	X
PPR8	Parallel Poll Response 8	U	ST	1	X	X	X	X	X	X	X	XXX	1	1	X	X
PPU	Parallel Poll Unconfigure	M	UC	Y	0	0	1	0	1	0	1	XXX	1	X	X	X
REN	Remote Enable	U	UC	X	X	X	X	X	X	X	X	XXX	X	X	X	1
RFD	Ready for Data	U	HS	X	X	X	X	X	X	X	X	X0X	X	X	X	X
RQS	Request Service	U	ST	X	1	X	X	X	X	X	X	XXX	0	X	X	X
SCG	Secondary Command Group	M	SE	Y	1	1	X	X	X	X	X	XXX	1	X	X	X
SDC	Selected Device Clear	M	AC	Y	0	0	0	0	1	0	0	XXX	1	X	X	X
SPD	Serial Poll Disable	M	UC	Y	0	0	1	1	0	0	1	XXX	1	X	X	X
SPE	Serial Poll Enable	M	UC	Y	0	0	1	1	0	0	0	XXX	1	X	X	X
SRQ	Service Request	U	ST	X	X	X	X	X	X	X	X	XXX	X	1	X	X
STB	Status Byte (Notes 8, 9)	M	ST	S	X	S	S	S	S	S	S	XXX	0	X	X	X
TCT	Take Control	M	AC	Y	0	0	0	1	0	0	1	XXX	1	X	X	X
TAG	Talk Address Group	M	AD	Y	1	0	X	X	X	X	X	XXX	1	X	X	X
UCG	Universal Command Group	M	UC	Y	0	0	1	X	X	X	X	XXX	1	X	X	X
UNL	Unlisten	M	AD	Y	0	1	1	1	1	1	1	XXX	1	X	X	X
UNT	Untalk (Note 11)	M	AD	Y	1	0	1	1	1	1	1	XXX	1	X	X	X

The 1/0 coding on ATN when sent concurrent with multiline messages has been added to this revision for interpretive convenience.

8294 DATA ENCRYPTION UNIT

- Certified by National Bureau of Standards
- 80 Byte/Sec Data Conversion Rate
- 64-Bit Data Encryption Using 56-Bit Key
- DMA Interface
- 3 Interrupt Outputs to Aid in Loading and Unloading Data
- 7-Bit User Output Port
- Single 5V \pm 10% Power Supply
- Peripheral to MCS-86™, MCS-85™, MCS-80™ and MCS-48™ Processors
- Implements Federal Information Processing Data Encryption Standard
- Encrypt and Decrypt Modes Available

The Intel® 8294 Data Encryption Unit (DEU) is a microprocessor peripheral device designed to encrypt and decrypt 64-bit blocks of data using the algorithm specified in the Federal Information Processing Data Encryption Standard. The DEU operates on 64-bit text words using a 56-bit user-specified key to produce 64-bit cipher words. The operation is reversible: if the cipher word is operated upon, the original text word is produced. The algorithm itself is permanently contained in the 8294; however, the 56-bit key is user-defined and may be changed at any time.

The 56-bit key and 64-bit message data are transferred to and from the 8294 in 8-bit bytes by way of the system data bus. A DMA interface and three interrupt outputs are available to minimize software overhead associated with data transfer. Also, by using the DMA interface two or more DEUs may be operated in parallel to achieve effective system conversion rates which are virtually any multiple of 80 bytes/second. The 8294 also has a 7-bit TTL compatible output port for user-specified functions.

Because the 8294 implements the NBS encryption algorithm it can be used in a variety of Electronic Funds Transfer applications as well as other electronic banking and data handling applications where data must be encrypted.




Figure 1. Block Diagram




Figure 2. Pin Configuration

Table 1: Pin Description

Symbol	Pin No.	Type	Name and Function
NC	1		No Connection.
X1	2	I	Crystal: Inputs for crystal, L-C or external timing signal to determine internal oscillator frequency.
X2	3	I	
RESET	4	I	Reset: A low signal to this pin resets the 8294.
NC	5		No Connection: No connection or tied high.
CS	6	I	Chip Select: A low signal to this pin enables reading and writing to the 8294.
GND	7		Ground: This pin must be tied to ground.
RD	8	I	Read: An active low read strobe at this pin enables the CPU to read data and status from the internal DEU registers.
A ₀	9	I	Address: Address input used by the CPU to select DEU registers during read and write operations.
WR	10	I	Write: An active low write strobe at this pin enables the CPU to send data and commands to the DEU.
SYNC	11	O	Sync: High frequency (Clock ÷ 15) output. Can be used as a strobe for external circuitry.
D ₀	12	I/O	Data Bus: Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294.
D ₁	13		
D ₂	14		
D ₃	15		
D ₄	16		
D ₅	17		
D ₆	18		
D ₇	19		
GND	20		Ground: This pin must be tied to ground.
V _{CC}	40		Power: +5 volt power input: +5V ± 10%.

Symbol	Pin No.	Type	Name and Function
NC	39		No Connection.
DACK	38	I	DMA Acknowledge: Input signal from the 8257 DMA Controller acknowledging that the requested DMA cycle has been granted.
DRQ	37	O	DMA Request: Output signal to the 8257 DMA Controller requesting a DMA cycle.
SRQ	38	O	Service Request: Interrupt to the CPU indicating that the 8294 is awaiting data or commands at the input buffer. SRQ=1 implies IBF=0.
OAV	35	O	Output Available: Interrupt to the CPU indicating that the 8294 has data or status available in its output buffer. OAV=1 implies OBF=1.
NC	34		No Connection.
P6	33	O	Output Port: User output port lines. Output lines available to the user via a CPU command which can assert selected port lines. These lines have nothing to do with the encryption function. At power-on, each line is in a 1 state.
P5	32		
P4	31		
P3	30		
P2	29		
P1	28		
P0	27		
V _{DD}	26		Power: +5V power input. (+5V ± 10%) Low power standby pin.
V _{CC}	25		Power: Tied high.
CCMP	24	O	Conversion Complete: Interrupt to the CPU indicating that the encryption/decryption of an 8-byte block is complete.
NC	23		No Connection.
NC	22		No Connection.
NC	21		No Connection.

The data conversion sequence is as follows:

1. A Set Mode command is given, enabling the desired interrupt outputs.
2. An Enter New Key command is issued, followed by 8 data inputs which are retained by the DEU for encryption/decryption. Each byte must have odd parity.
3. An Encrypt Data or Decrypt Data command sets the DEU in the desired mode.

After this, data conversions are made by writing 8 data bytes and then reading back 8 converted data bytes. Any of the above commands may be issued between data conversions to change the basic operation of the DEU; e.g., a Decrypt Data command could be issued to change the DEU from encrypt mode to decrypt mode without changing either the key or the interrupt outputs enabled.

INTERNAL DEU REGISTERS

Four internal registers are addressable by the master processor: 2 for input, and 2 for output. The following table describes how these registers are accessed.

RD	WR	CS	A ₀	Register
1	0	0	0	Data input buffer
0	1	0	0	Data output buffer
1	0	0	1	Command input buffer
0	1	0	1	Status output buffer
X	X	1	X	Don't care

The functions of each of these registers are described below.

Data Input Buffer — Data written to this register is interpreted in one of three ways, depending on the preceding command sequence.

1. Part of a key.
2. Data to be encrypted or decrypted.
3. A DMA block count.

Data Output Buffer — Data read from this register is the output of the encryption/decryption operation.

Command Input Buffer — Commands to the DEU are written into this register. (See command summary below.)

Status Output Buffer — DEU status is available in this register at all times. It is used by the processor for poll-driven command and data transfer operations.

STATUS BIT:	7	6	5	4	3	2	1	0
FUNCTION:	X	X	X	KPE	CF	DEC	IBF	OBF

OBF Output Buffer Full; OBF = 1 indicates that output from the encryption/decryption function is available in the Data Output Buffer. It is reset when the data is read.

DEU resets this flag when it has accepted the input byte. Nothing should be written when IBF = 1.

DEC Decrypt; indicates whether the DEU is in an encrypt or a decrypt mode. DEC = 1 implies the decrypt mode. DEC = 0 implies the encrypt mode.

CF Completion Flag; This flag may be used to indicate any or all of three events in the data transfer protocol.

1. It may be used in lieu of a counter in the processor routine to flag the end of an 8-byte transfer.
2. It must be used to indicate the validity of the KPE flag.
3. It may be used in lieu of the CCMP interrupt to indicate the completion of a DMA operation.

KPE Key Parity Error; After a new key has been entered, the DEU uses this flag in conjunction with the CF flag to indicate correct or incorrect parity.

COMMAND SUMMARY

1 — Enter New Key

OP CODE:

0	1	0	0	0	0	0	0
---	---	---	---	---	---	---	---

MSB LSB

This command is followed by 8 data byte inputs which are retained in the key buffer (RAM) to be used in encrypting and decrypting data. These data bytes must have odd parity represented by the LSB.

2 — Encrypt Data

OP CODE:

0	0	1	1	0	0	0	0
---	---	---	---	---	---	---	---

MSB LSB

This command puts the 8294 into the encrypt mode.

3 — Decrypt Data

OP CODE:

0	0	1	0	0	0	0	0
---	---	---	---	---	---	---	---

MSB LSB

This command puts the 8294 into the decrypt mode.

4 — Set Mode

OP CODE:

0	0	0	0	A	B	C	D
---	---	---	---	---	---	---	---


MSB LSB

where:

- A is the OAV (Output Available) interrupt enable
- B is the SRQ (Service Request) interrupt enable
- C is the DMA (Direct Memory Access) transfer enable
- D is the CCMP (Conversion Complete) interrupt enable

This command determines which interrupt outputs will be enabled. A "1" in bits A, B, or D will enable the OAV, SRQ, or CCMP interrupts respectively. A "1" in bit C will allow DMA transfers. When bit C is set the OAV and SRQ interrupts should also be enabled (bits A,B = 1). Following the command in which bit C, the DMA bit, is set, the 8294 will expect one data byte to specify the number of 8-byte blocks to be converted using DMA.

5 — Write to Output Port



This command causes the 7 least significant bits of the command byte to be latched as output data on the 8294 output port. The initial output data is 1111111. Use of this port is independent of the encryption/decryption function.

PROCESSOR/DEU INTERFACE PROTOCOL

ENTERING A NEW KEY

The timing sequence for entering a new key is shown in Figure 3. A flowchart showing the CPU software to accommodate this sequence is given in Figure 4.




Figure 3. Entering a New Key

After the Enter New Key command is issued, 8 data bytes representing the new key are written to the data input buffer (most significant byte first). After the eighth byte is accepted by the DEU, CF goes true (CF = 1). The CF bit goes false again when KPE is valid. The CPU can then check the KPE flag. If KPE = 1, a parity error has been detected and the DEU has not accepted the key. Each byte is checked for odd parity, where the parity bit is the LSB of each byte.

Since the CF bit is used in this protocol to indicate the validity of the KPE flag, it may not be used to flag the end of the 8 byte key entry. CF = 1 only as long as KPE is invalid. Therefore, the CPU might not detect that CF = 1 and the key entry is complete before KPE becomes valid. Thus, a counter should be used, as in Figure 4, to flag the end of the new key entry. Then, CF is used to indicate a valid KPE flag.




Figure 4. Flowchart for Entering a New Key

ENCIPHERING OR DECIPHERING DATA

Figure 5 shows the timing sequence for enciphering or deciphering data. The CPU writes 8 data bytes to the DEU's data input buffer for enciphering/deciphering. CF then goes true (CF = 1) to indicate that the DEU has accepted the 8-byte block. Thus, the CPU may test for IBF = 0 and CF = 1 to terminate the input mode, or it may use a software counter. When the enciphering/deciphering is complete, the CCMP and OAV interrupts are asserted and the OBF flag is set true (OBF = 1). OAV and OBF are set false again after each of the converted data bytes is read back by the CPU. The CCMP interrupt is set false, and remains false, after the first read. After 8 bytes have been read back by the CPU, CF goes false (CF = 0). Thus, the CPU may test for CF = 0 to terminate the read mode. Also, the CCMP interrupt may be used to initiate a service routine which performs the next series of 8 data reads and 8 data writes.




Figure 5. Enciphering/Deciphering Data

Figure 6 offers two flowcharts outlining the alternative means of implementing the data conversion protocol. Either the CF flag or a software counter may be used to end the read and write modes.

SRQ = 1 implies IBF = 0, OAV = 1 implies OBF = 1. This allows interrupt routines to do data transfers without checking status first. However, the OAV service routine must detect and flag the end of a data conversion.




Figure 6. Data Conversion Flowcharts

USING DMA

The timing sequence for data conversions using DMA is shown in Figure 7. This sequence can be better understood when considered in conjunction with the hardware DMA interface in Figure 8. Note that the use of the DMA feature requires 3 external AND gates and 2 DMA channels (one for input, one for output). Since the DEU has only one DMA request pin, the SRQ and OAV outputs are used in conjunction with two of the AND gates to create separate DMA request outputs for the 2 DMA channels. The third AND gate combines the two active-low DACK inputs.




Figure 7. DMA Sequence




Figure 8. DMA Interface

To initiate a DMA transfer, the CPU must first initialize the two DMA channels as shown in the flowchart in Figure 9. It must then issue a Set Mode command to the DEU enabling the OAV, SRQ, and DMA outputs. The CCMP interrupt may be enabled or disabled, depending on whether that output is desired. Following the Set Mode command, there must be a data byte giving the number of 8-byte blocks of data ($n < 256$) to be converted. The DEU then generates the required number of DMA requests to the 2 DMA channels with no further CPU intervention. When the requested number of blocks has been converted, the DEU will set CF and assert the CCMP interrupt (if enabled). CCMP then goes false again with the next write to the DEU (command or data). Upon completion of the conversion, the DMA mode is disabled and the DEU returns to the encrypt/decrypt mode. The enabled interrupt outputs, however, will remain enabled until another Set Mode command is issued.




Figure 9. DMA Flowchart

SINGLE BYTE COMMANDS

Figure 10 shows the timing and protocol for single byte commands. Note that any of the commands is effective as a pacify command in that they may be entered at any time, except during a DMA conversion. The DEU is thus set to a known state. However, if a command is issued out of sequence, an additional protocol is required (Figure 11). The CPU must wait until the command is accepted ($IBF = 0$). A data read must then be issued to clear anything the preceding command sequence may have left in the Data Output Buffer.

tions used in the CPU/DEU data transfers. In all cases SRQ will be true (if enabled) and IBF will be false when the DEU is ready to accept data or commands.




Figure 10. Single Byte Commands




Figure 11. Pacify Protocol




Figure 12. Polling Interface




Figure 13. Single Interrupt Interface




Figure 14. Dual Interrupt Interface




Figure 18. Recommended Connection for External Clock Signal

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage on Any Pin With
 Respect to Ground -0.5V to +7V
 Power Dissipation 1.5 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS (T_A = 0°C to 70°C, V_{CC} = +5V ± 10%, V_{SS} = 0V)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
V _{IL}	Input Low Voltage (All Except X ₁ , X ₂ , RESET)	-0.5		0.8	V	
V _{IL1}	Input Low Voltage (X ₁ , X ₂ , RESET)	-0.5		0.6	V	
V _{IH}	Input High Voltage (All Except X ₁ , X ₂ , RESET)	2.2		V _{CC}	V	
V _{IH1}	Input High Voltage (X ₁ , X ₂ , RESET)	3.8		V _{CC}	V	
V _{OL}	Output Low Voltage (D ₀ -D ₇)			0.45	V	I _{OL} = 2.0 mA
V _{OL1}	Output Low Voltage (All Other Outputs)			0.45	V	I _{OL} = 1.6 mA
V _{OH}	Output High Voltage (D ₀ -D ₇)	2.4			V	I _{OH} = -400 μA
V _{OH1}	Output High Voltage (All Other Outputs)	2.4			V	I _{OH} = -50 μA
I _{IL}	Input Leakage Current (RD, WR, CS, A ₀)			± 10	μA	V _{SS} ≤ V _{IN} ≤ V _{CC}
I _{OFL}	Output Leakage Current (D ₀ -D ₇ , High Z State)			± 10	μA	V _{SS} + 0.45 ≤ V _{OUT} ≤ V _{CC}
I _{DD}	V _{DD} Supply Current		5	15	mA	
I _{DD} + I _{CC}	Total Supply Current		60	125	mA	
I _{LI}	Low Input Load Current (Pins 24, 27-38)			0.5	mA	V _{IL} = 0.8 V
I _{LI1}	Low Input Load Current (RESET)			0.2	mA	V _{IL} = 0.8 V
I _{IH}	Input High Leakage Current (Pins 24, 27-38)			100	μA	V _{IN} = V _{CC}
C _{IN}	Input Capacitance			10	pF	
C _{I/O}	I/O Capacitance			20	pF	

DBB READ

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AR}	\overline{CS} , A_0 Setup to $\overline{RD} \downarrow$	0		ns	
t_{RA}	\overline{CS} , A_0 Hold After $\overline{RD} \uparrow$	0		ns	
t_{RR}	\overline{RD} Pulse Width	250		ns	
t_{AD}	\overline{CS} , A_0 to Data Out Delay		225	ns	$C_L = 150\text{ pF}$
t_{RD}	$\overline{RD} \downarrow$ to Data Out Delay		225	ns	$C_L = 150\text{ pF}$
t_{DF}	$\overline{RD} \uparrow$ to Data Float Delay		100	ns	
t_{CY}	Cycle Time	2.5	15	μs	6MHz Crystal


DBB WRITE

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AW}	\overline{CS} , A_0 Setup to $\overline{WR} \downarrow$	0		ns	
t_{WA}	\overline{CS} , A_0 Hold After $\overline{WR} \uparrow$	0		ns	
t_{WW}	\overline{WR} Pulse Width	250		ns	
t_{DW}	Data Setup to $\overline{WR} \downarrow$	150		ns	
t_{WD}	Data Hold to $\overline{WR} \uparrow$	0		ns	


DMA AND INTERRUPT TIMING

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{ACC}	DACK Setup to Control	0		ns	
t_{CAC}	DACK Hold After Control	0		ns	
t_{ACD}	DACK to Data Valid		225	ns	$C_L = 150\text{ pF}$
t_{CRQ}	Control L.E. to DRQ T.E.		200	ns	
t_{CI}	Control T.E. to Interrupt T.E.		$t_{CY} + 500$	ns	


A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. TESTING LOAD CIRCUIT



READ OPERATION—OUTPUT BUFFER REGISTER



WRITE OPERATION—INPUT BUFFER REGISTER



DMA AND INTERRUPT TIMING




Table 1. Pin Description

8295

DOT MATRIX PRINTER CONTROLLER

- Interfaces Dot Matrix Printers to MCS-48™, MCS-80/85™, MCS-86™ Systems
- 40 Character Buffer On Chip
- Serial or Parallel Communication with Host
- DMA Transfer Capability
- Programmable Character Density (10 or 12 Characters/Inch)

- Programmable Print Intensity
- Single or Double Width Printing
- Programmable Multiple Line Feeds
- 3 Tabulations
- 2 General Purpose Outputs

The Intel® 8295 Dot Matrix Printer Controller provides an interface for microprocessors to the LRC 7040 Series dot matrix impact printers. It may also be used as an interface to other similar printers.

The chip may be used in a serial or parallel communication mode with the host processor. In parallel mode, data transfers are based on polling, interrupts, or DMA. Furthermore, it provides internal buffering of up to 40 characters and contains a 7 × 7 matrix character generator accommodating 64 ASCII characters.




Figure 1. Block Diagram




Figure 2. Pin Configuration

Table 1. Pin Description

Symbol	Pin No.	Type	Name and Function	Symbol	Pin No.	Type	Name and Function
PFEED	1	I	Paper Feed: Paper feed input switch.	HOME	39	I	Home: Home input switch, used by the 8295 to detect that the print head is in the home position.
XTAL1	2	I	Crystal: Inputs for a crystal to set internal oscillator frequency. For proper operation use 6 MHz crystal.	DACK/SIN	38	I	DMA Acknowledge/Serial Input: In the parallel mode used as DMA acknowledgment; in the serial mode, used as input for data.
XTAL2	3	I		DRQ/CTS	37	O	
RESET	4	I	Reset: Reset input, active low. After reset the 8295 will be set for 12 characters/inch single width printing, solenoid strobe at 320 msec.	IRQ/SER	36	O	Interrupt Request/Serial Mode: In parallel mode it is an interrupt request input to the master CPU; in serial mode it should be strapped to V _{SS} .
NC	5		No Connection: No connection or tied high.	MOT	35	O	Motor: Main motor drive, active low.
CS	6	I	Chip Select: Chip select input used to enable the RD and WR inputs except during DMA.	STB	34	O	Solenoid Strobe: Solenoid strobe output. Used to determine duration of solenoids activation.
GND	7		Ground: This pin must be tied to ground.	S ₇	33	O	Solenoid: Solenoid drive outputs; active low.
RD	8	I	Read: Read input which enables the master CPU to read data and status. In the serial mode this pin must be tied to V _{CC} .	S ₆	32	O	
V _{CC}	9		Power: +5 volt power input: +5V ± 10%.	S ₅	31	O	
WR	10	I	Write: Write input which enables the master CPU to write data and commands to the 8295. In the serial mode this pin must be tied to V _{SS} .	S ₄	30	O	
SYNC	11	O	Sync: 2.5 μs clock output. Can be used as a strobe for external circuitry.	S ₃	29	O	
D ₀	12	I/O	Data Bus: Three-state bidirectional data bus buffer lines used to interface the 8295 to the host processor in the parallel mode. In the serial mode D ₀ —D ₂ sets up the baud rate.	S ₂	28	O	
D ₁	13	I/O		S ₁	27	O	
D ₂	14	I/O		V _{DD}	26		Power: +5V power input (+5V ± 10%). Low power standby pin.
D ₃	15	I/O		V _{CC}	25		Power: Tied high.
D ₄	16	I/O		GP1	24	O	General Purpose: General purpose output pins.
D ₅	17	I/O		GP2	23	O	
D ₆	18	I/O		TOF	22	I	Top of Form: Top of form input, used to sense top of form signal for type T printer.
D ₇	19	I/O		PFM	21	O	Paper Feed Motor Drive: Paper feed motor drive, active low.
GND	20		Ground: This pin must be tied to ground.				
V _{CC}	40		Power: +5 volt power input: +5 ± 10%.				




Figure 2. Pin Configuration

Figure 1. Block Diagram

FUNCTIONAL DESCRIPTION

The 8295 interfaces microcomputers to the LRC 7040 Series dot matrix impact printers, and to other similar printers. It provides internal buffering of up to 40 characters. Printing begins automatically when the buffer is full or when a carriage return character is received. It provides a modified 7x7 matrix character generator. The character set includes 64 ASCII characters.

COMMAND SUMMARY

Hex Code	Description
00	Set GP1. This command brings the GP1 pin to a logic high state. After power on it is automatically set high.
01	Set GP2. Same as the above but for GP2.
02	Clear GP1. Sets GP1 pin to logic low state, inverse of command 00.
03	Clear GP2. Same as above but for GP2. Inverse command 01.
04	Software Reset. This is a pacify command. This command is not effective immediately after commands requiring a parameter, as the Reset command will be interpreted as a parameter.
05	Print 10 characters/in. density.
06	Print 12 characters/in. density.
07	Print double width characters. This command prints characters at twice the normal width, that is, at either 17 or 20 characters per line.
08	Enable DMA mode; must be followed by two bytes specifying the number of data characters to be fetched. Least significant byte accepted first.

PROGRAMMABLE PRINTING OPTIONS

CHARACTER DENSITY

The character density is programmable at 10 or 12 characters/inch (32 or 40 characters/line). The 8295 is automatically set to 12 characters/inch at power-up. Invoking the Print Double-Width command halves the character density (5 or 6 characters/inch). The 10 char/in or 12 char/in command must be re-issued to cancel the Double-Width mode. Different character density modes may not be mixed within a single line of printing.

PRINT INTENSITY

The intensity of the printed characters is determined by the amount of time during which the solenoid is on. This on-time is programmable via the Set Strobe-Width command. A byte following this command sets the solenoid on-time according to Table 2. Note that only the three least significant bits of this byte are important.

Communication between the 8295 and the host processor can be implemented in either a serial or parallel mode. The parallel mode allows for character transfers into the buffer via DMA cycles. The serial mode features selectable data rates from 110 to 4800 baud.

The 8295 also offers two general purpose output pins which can be set or cleared by the host processor. They can be used with various printers to implement such functions as ribbon color selection, enabling form release solenoid, and reverse document feed.

Hex Code	Description
09	Tab character.
0A	Line feed.
0B	Multiple Line Feed; must be followed by a byte specifying the number of line feeds.
0C	Top of Form. Enables the line feed output until the Top of Form input is activated.
0D	Carriage Return. Signifies end of a line and enables the printer to start printing.
0E	Set Tab #1, followed by tab position byte.
0F	Set Tab #2, followed by tab position byte. Should be greater than Tab #1.
10	Set Tab #3, followed by tab position byte. Should be greater than Tab #2.
11	Print Head Home on Right. On some printers the print head home position is on the right. This command would enable normal left to right printing with such printers.
12	Set Strobe Width; must be followed by strobe width selection byte. This command adjusts the duration of the strobe activation.

Table 2. Solenoid On-Time

D7—D3	D2	D1	D0	Solenoid On (microsec)
x	0	0	0	200
x	0	0	1	240
x	0	1	0	280
x	0	1	1	320
x	1	0	0	360
x	1	0	1	400
x	1	1	0	440
x	1	1	1	480

TABULATIONS

Up to three tabulation positions may be specified with the 8295. The column position of each tabulation is selected by issuing the Set Tab commands, each fol-

tions will then remain valid until new Set Tab commands are issued.

Sending a tab character (09H) will automatically fill the character buffer with blanks up to the next tab position. The character sent immediately after the tab character will thus be stored and printed at that position.

CPU TO 8295 INTERFACE

Communication between the CPU and the 8295 may take place in either a serial or parallel mode. However, the selection of modes is inherent in the system hardware; it is not software programmable. Thus, the two modes cannot be mixed in a single 8295 application.

PARALLEL INTERFACE

Two internal registers on the 8295 are addressable by the CPU: one for input, one for output. The following table describes how these registers are accessed.

RD	WR	CS	Register
1	0	0	Input Data Register
0	1	0	Output Status Register

Input Data Register—Data written to this register is interpreted in one of two ways, depending on how the data is coded.

1. A command to be executed (0XH or 1XH).
2. A character to be stored in the character buffer for printing (2XH, 3XH, 4XH, or 5XH). See the character set, Table 2.

Output Status Register—8295 status is available in this register at all times.

STATUS BIT:	7	6	5	4	3	2	1	0
FUNCTION:	x	x	PA	DE	x	x	IBF	x

PA—Parameter Required; PA = 1 indicates that a command requiring a parameter has been received. After the necessary parameters have been received by the 8295, the PA flag is cleared.

DE—DMA Enabled; DE = 1 whenever the 8295 is in DMA mode. Upon completion of the required DMA transfers, the DE flag is cleared.

IBF—Input Buffer Full; IBF = 1 whenever data is written to the Input Data Register. No data should be written to the 8295 when IBF = 1.

A flow chart describing communication with the 8295 is shown in Figure 3.

The interrupt request output (IRQ, Pin 36) is available on the 8295 for interrupt driven systems. This output is asserted true whenever the 8295 is ready to receive data.

To improve bus efficiency and CPU overhead, data may be transferred from main memory to the 8295 via DMA cycles. Sending the Enable DMA command (08H) activates the DMA channel of the 8295. This command must be followed by two bytes specifying the length of the data string to be transferred (least significant byte first). The 8295 will then assert the required DMA requests to

tion. Figure 4 shows a block diagram of the 8295 in DMA mode.




Figure 3. Host to 8295 Protocol Flowchart




Figure 4. Parallel System Interface

Data transferred in the DMA mode may be either commands or characters or a mixture of both. The procedure is as follows:

1. Set up the 8257 DMA controller channel by sending a starting address and a block length.
2. Set up the 8295 by issuing the "Enable DMA" command (08H) followed by two bytes specifying the block length (least significant byte first).

The DMA enabled flag (DE) will be true until the assigned data transfer is completed. Upon completion of the transfer, the flag is cleared and the interrupt request (IRQ) signal is asserted. The 8295 then returns to the non-DMA mode of operation.

SERIAL INTERFACE

The 8295 may be hardware programmed to operate in a serial mode of communication. By connecting the IRQ/SER pin (pin 36) to logic zero, the serial mode is enabled immediately upon power-up. The serial Baud rate is also hardware programmable; by strapping pins 14, 13, and 12 according to Table 3, the rate is selected. CS, RD, and WR must be strapped as shown in Figure 5.

Table 3. Serial Baud Rate

Pin 14	Pin 13	Pin 12	Baud Rate
0	0	0	110
0	0	1	150
0	1	0	300
0	1	1	600
1	0	0	1200
1	0	1	2400
1	1	0	4800
1	1	1	4800

The serial data format is shown in Figure 5. The CPU should wait for a clear-to-send signal (CTS) from the 8295 before sending data.




Figure 5. Serial Interface to UART (8251A)

8295 TO PRINTER INTERFACE

The strobe output signal of the 8295 determines the duration of the solenoid outputs, which hold the data to the printer. These solenoid outputs cannot drive the printer solenoids directly. They should be buffered through solenoid drivers as shown in Figure 6. Recommended solenoid and motor driver circuits may be found in the printer manufacturer's interface guide.




Figure 6. 8295 To Printer Solenoid Interface

OSCILLATOR AND TIMING CIRCUITS

The 8295's internal timing generation is controlled by a self-contained oscillator and timing circuit. A 6 MHz crystal is used to derive the basic oscillator frequency. The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 7. The recommended crystal connection is shown in Figure 8.




Figure 7. Oscillator Configuration




Figure 8. Recommended Crystal Connection

8295 CHARACTER SET

Hex Code	Print Char.	Hex Code	Print Char.	Hex Code	Print Char.	Hex Code	Print Char.
20	space	30	0	40	@	50	P
21	!	31	1	41	A	51	Q
22	"	32	2	42	B	52	R
23	#	33	3	43	C	53	S
24	\$	34	4	44	D	54	T
25	%	35	5	45	E	55	U
26	&	36	6	46	F	56	V
27	'	37	7	47	G	57	W
28	(38	8	48	H	58	X
29)	39	9	49	I	59	Y
2A	*	3A	:	5A	J	6A	Z
2B	+	3B	;	4B	K	5B	[
2C	,	3C	<	4C	L	5C	\
2D	-	3D	=	4D	M	5D]
2E	.	3E	>	4E	N	5E	^
2F	/	3F	?	4F	O	5F	_

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias. 0°C to 70°C
 Storage Temperature. -65° to +150°C
 Voltage on Any Pin With Respect to Ground. -0.5V to +7V
 Power Dissipation. 1.5 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS (T_A = 0°C to 70°C, V_{CC} = V_{DD} = +5V ± 10%, V_{SS} = 0V)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
V _{IL}	Input Low Voltage (All Except X ₁ , X ₂ , RESET)	-0.5		0.8	V	
V _{IL1}	Input Low Voltage (X ₁ , X ₂ , RESET)	-0.5		0.6	V	
V _{IH}	Input High Voltage (All Except X ₁ , X ₂ , RESET)	2.2		V _{CC}	V	
V _{IH1}	Input High Voltage (X ₁ , X ₂ , RESET)	3.8		V _{CC}	V	
V _{OL}	Output Low Voltage (D ₀ -D ₇)			0.45	V	I _{OL} = 2.0 mA
V _{OL1}	Output Low Voltage (All Other Outputs)			0.45	V	I _{OL} = 1.6 mA
V _{OH}	Output High Voltage (D ₀ -D ₇)	2.4			V	I _{OH} = -400 μA
V _{OH1}	Output High Voltage (All Other Outputs)	2.4			V	I _{OH} = -50 μA
I _{IL}	Input Leakage Current (RD, WR, CS, A ₀)			± 10	μA	V _{SS} ≤ V _{IN} ≤ V _{CC}
I _{OFL}	Output Leakage Current (D ₀ -D ₇ , High Z State)			± 10	μA	V _{SS} + 0.45 ≤ V _{OUT} ≤ V _{CC}
I _{DD}	V _{DD} Supply Current		5	15	mA	
I _{DD} + I _{CC}	Total Supply Current		60	125	mA	
I _{LI}	Low Input Load Current (Pins 24, 27-38)			0.5	mA	V _{IL} = 0.8 V
I _{LI1}	Low Input Load Current (RESET)			0.2	mA	V _{IL} = 0.8 V
I _{IH}	Input High Leakage Current (Pins 22, 38)			100	μA	V _{IN} = V _{CC}
C _{IN}	Input Capacitance			10	pF	
C _{I/O}	I/O Capacitance			20	pF	

A.C. CHARACTERISTICS

($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = V_{DD} = +5V \pm 10\%$, $V_{SS} = 0V$)

WAVEFORMS

DBB READ

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AR}	\overline{CS} , A_0 Setup to $\overline{RD} \downarrow$	0		ns	
t_{RA}	\overline{CS} , A_0 Hold After $\overline{RD} \uparrow$	0		ns	
t_{RR}	\overline{RD} Pulse Width	250		ns	
t_{AD}	\overline{CS} , A_0 to Data Out Delay		225	ns	$C_L = 150 \text{ pF}$
t_{RD}	$\overline{RD} \downarrow$ to Data Out Delay		225	ns	$C_L = 150 \text{ pF}$
t_{DF}	$\overline{RD} \uparrow$ to Data Float Delay		100	ns	
t_{CY}	Cycle Time	2.5	15	μs	


DBB WRITE

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{AW}	\overline{CS} , A_0 Setup to $\overline{WR} \downarrow$	0		ns	
t_{WA}	\overline{CS} , A_0 Hold After $\overline{WR} \uparrow$	0		ns	
t_{WW}	\overline{WR} Pulse Width	250		ns	
t_{DW}	Data Setup to $\overline{WR} \uparrow$	150		ns	
t_{WD}	Data Hold to $\overline{WR} \uparrow$	0		ns	


DMA AND INTERRUPT TIMING

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t_{ACC}	\overline{DACK} Setup to Control	0		ns	
t_{CAC}	\overline{DACK} Hold After Control	0		ns	
t_{CRQ}	\overline{WR} to \overline{DRQ} Cleared		200	ns	
t_{ACD}	\overline{DACK} to Data Valid		225	ns	$C_L = 150 \text{ pF}$

A.C. TESTING INPUT, OUTPUT WAVEFORM






A.C. TESTING LOAD CIRCUIT




WAVEFORMS

A.C. CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = V_{DD} = +5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$)




WAVEFORMS (Continued)



Symbol	Parameter	Typical
P_{DH}	Print delay from home inactive	1.8 ms
S_{DS}	Solenoid data setup time before strobe active	25 μ s
S_{HS}	Solenoid data hold after strobe inactive	>1 ms
M_{HA}	Motor hold time after home active	3.2 ms
P_{SP}	PFEED setup time after PFM active	58 ms
P_{HP}	PFM hold time after PFEED active	9.75 ms

WAVEFORMS (Continued)

PRINTER INTERFACE TIMING



Symbol	Parameter	Typical
P_{DH}	Print delay from home inactive	1.8 ms
S_{DS}	Solenoid data setup time before strobe active	25 μ s
S_{HS}	Solenoid data hold after strobe inactive	> 1 ms
M_{HA}	Motor hold time after home active	3.2 ms
P_{SP}	PPM setup time after PFM active	58 ms
P_{HP}	PPM hold time after PPM active	0.75 ms

System Support



ICE-41A™

intel

ICE-41A™ UPI-41A IN-CIRCUIT EMULATOR

Extends Intellec microcomputer development system debug power to user configured system via external cable and 40-pin plug, replacing user UPI-41A™ devices

Emulates user system UPI-41A™ devices in real time

Allows user configured system to use static RAM memory for program debug

Provides hardware comparators for user designated break conditions

Eliminates need for extraneous debugging tools residing in user system

Collects address, data, and UPI-41A™ status information on machine cycles emulated

Provides capability to examine and alter UPI-41A™ registers, memory, and flag values, and to examine pin and port values

Integrates hardware and software efforts early in engineering cycle to save development time

The ICE-41A UPI-41A In-Circuit Emulator module is an Intellec system resident module that interfaces to any user configured UPI-41A system. The ICE-41A module interfaces with a UPI-41A pin-compatible plug which replaces the UPI-41A device in the system. With the ICE-41A plug in place, the designer has the capability to execute the system in real time while collecting up to 255 instruction cycles of real time trace data. In addition, he can single step the system program during execution. Static RAM memory is available through the ICE-41A module to store UPI-41A programs. The designer may display and alter the contents of program memory, internal UPI-41A registers and flags, and I/O ports. Powerful debug capability is extended into the UPI-41A system while ICE-41A debug hardware and software remain inside the Intellec system. Symbolic reference capability allows the designer to use symbols rather than absolute values when examining and modifying memory, registers, flags, and I/O ports in the system.



FUNCTIONAL DESCRIPTION

Debug Capability Inside User System

Intellec memory is used for the execution of the ICE-41A software. The Intellec CRT console and the file handling capabilities provide the designer with the ability to communicate with the ICE-41A module and display information on the operation of the prototype system. The ICE-41A module block diagram is shown in Figure 1.

Symbolic Debugging

Symbol Table — ICE-41A software allows the user to make symbolic references to I/O ports, memory addresses, and data in his program. The user symbol table which is generated along with the object file during a program assembly can be loaded to Intellec memory for access during emulation. The user may add to this symbol table any additional symbolic values for memory addresses, constants, or variables that he may find useful during system debugging. By referring to symbol memory addresses, the user can examine, change or break at the intended location. In addition, ICE-41A provides symbolic definition of all UPI-41A registers and flags.

Symbolic Reference — Symbolic reference is a great advantage to the system designer. He is no longer burdened with the need to recall or look up addresses of key locations in his program which can change with each assembly. Meaningful symbols from his source program can be used instead. For example, the command:

GO FROM .START TILL CODE. RSLT

begins execution of the program at the address referenced by the label START in the designer's assembly program. A breakpoint is set to occur the first time the microprocessor executes the program memory location referenced by RSLT. The designer does not have to be concerned with the physical locations of START and RSLT. The ICE-41A software driver supplies them automatically from information stored in the symbol table.

Memory Replacement

The 8741/8741A and 8041/8041A contain internal program and data memory. When the UPI-41A microcomputer is replaced by the ICE-41A socket in a system, the ICE-41A module supplies static RAM memory as a replacement for the internal microcomputer memory. The ICE-41A module has enough RAM memory available to emulate up to the total 1K control memory capability of the system.

Real-Time Trace

The ICE-41A module captures trace information while the designer is executing programs in real time. The instructions executed, program counter, port values for port 1 and port 2, and the values of selected UPI-41A status lines are stored for the last 255 instruction cycles executed. When retrieved for display, code is disassembled for user convenience. This provides data for determining how the user system was reacting prior to emulating break.




Figure 1. ICE-41A Module Block Diagram

Integrated Hardware/Software Development

The user prototype systems need no more than a UPI-41A socket and timing logic to begin integration of software and hardware development efforts. Through the ICE-41A module, Inteltec system resources can be accessed to replace the prototype system. UPI-41A software development can proceed without the prototype hardware. Hardware designs can be tested using previously tested system software.

Hardware

The ICE-41A module is a microcomputer system utilizing Intel's UPI-41A microprocessor as its nucleus. This system communicates with the Inteltec system 8080A processor via direct memory access. Host processor commands and ICE-41A status are interchanged through a DMA channel. ICE-41A hardware consists of two printed circuit boards, the controller board and the emulator board, which reside in the Inteltec system chassis. A cable assembly interfaces the ICE-41A module to the user's UPI-41A system. The cable terminates in a UPI-41A pin-compatible plug which replaces any UPI-41A device in the user system.

Controller Board

The ICE-41A module interfaces to the Inteltec systems as a peripheral device. The controller board receives commands from the Inteltec system and responds through a DMA port. Three 10-bit hardware breakpoint registers are available which can be loaded by the user. While in emulation mode, a hardware comparator is constantly monitoring address lines for a match which will terminate an emulation. The controller board returns real-time trace data, UPI-41A registers, flag and port values, and status information to a control block in the Inteltec system when emulation is terminated. This information is available to the user through the ICE-41A interrogation commands. Error conditions, when detected, are automatically displayed on the Inteltec system console.

Emulator Board

The emulator board contains the 8741A and peripheral logic required to emulate the UPI-41A device in the user system. A 6 MHz clock drives the emulated UPI-41A device. This clock can be replaced with a user supplied TTL clock in the user system or can be strapped internally for 3 MHz operation.

Cable Card

The cable card is included for cable driving. It transmits address and data bus information to the user system through a 40-pin connector which plugs into the user system in the socket designed for the UPI-41A device.

Software

The ICE-41A software driver is a RAM-based program which provides the user with command language (see Table 1, Table 2, and Table 3) for defining breakpoints, initiating real-time emulation or single step operation, and interrogation and altering user system status recorded during emulation. The ICE-41A command language contains a broad range of modifiers which pro-

vide the user with maximum flexibility in defining the operation to be performed. The ICE-41A software driver is available on diskette and operates in 32K of Inteltec RAM memory.

Command	Operation
Enable	Activates breakpoint and display registers for use with go and step commands.
Go	Initiates real-time emulation and allows user to specify breakpoints and data retrieval.
Step	Initiates emulation in single instruction increments. Each step is followed by register dump. User may optionally tailor other diagnostic activity to his needs.
Interrupt	Emulates user system interrupt.

Table 1. ICE-41A Emulation Commands

Command	Operation
Display	Prints contents of memory, UPI-41A device registers, I/O ports, flags, pins, real-time trace data, symbol table, or other diagnostic data on list device.
Change	Alters contents of memory, register, output port, or flag. Sets or alters breakpoints and display registers.
Base	Establishes mode of display for output data.
Suffix	Establishes mode of display for input data.

Table 2. ICE-41A Interrogation Commands

Command	Operation
Load	Fetches user symbol table and object code from input device.
Save	Sends user symbol table and object code to output device.
Define	Enters symbol name and value to user symbol table.
Move	Moves block of memory data to another area of memory.
Print	Prints user specified portion of trace memory to selected list device.
List	Defines list device.
Exit	Returns program control to ISIS-II.
Evaluate	Converts expression to equivalent values in binary, octal, decimal, and hex.
Remove	Deletes symbols from symbol table.
Reset	Reinitializes ICE-41A hardware.

Table 3. ICE-41A Utility Commands

SPECIFICATIONS

ICE-41A Operating Environment

Required Hardware

Intel microcomputer development system

System console

Intel diskette operating system

ICE-41A module

Required Software

System monitor

ISIS-II

ICE-41A diskette-based software

System Clock

Crystal controlled 6.0 MHz or 3.0 MHz internal or user supplied TTL external

Physical Characteristics

Printed Circuit Boards

Width: 12.00 in. (30.48 cm)

Height: 6.75 in. (17.15 cm)

Depth: 0.50 in. (1.27 cm)

Weight: 8.00 lb (3.64 kg)

Cable Buffer Box

Width: 8.00 in. (20.32 cm)

Height: 4.00 in. (10.16 cm)

Depth: 1.25 in. (3.17 cm)

Flat Cable: 4.00 ft (121.92 cm)

User Cable: 15.00 in. (38.10 cm)

Electrical Characteristics

DC Power Requirements

$V_{CC} = +5V, \pm 5\%$

$I_{CC} = 10A \text{ max}; 8A \text{ typ}$

$V_{DD} = +12V, \pm 5\%$

$I_{DD} = 100 \text{ mA max}; 60 \text{ mA typ}$

$V_{BB} = -10V$

$I_{BB} = 30 \text{ mA}$

Input Impedance

@ ICE-41A user socket pins:

$V_{IL} = 0.8V \text{ max}; I_{IL} = 1.6 \text{ mA}$

$V_{IH} = 2.0V \text{ min}; I_{IH} = 40 \mu A$

@ Bus:

$V_{IL} = 0.8V \text{ max}; I_{IL} = 250 \mu A$

$V_{IH} = 2.0V \text{ min}; I_{IH} = 20 \mu A$

Output Impedance

@ P1, P2:

$V_{OL} = 0.5V \text{ max}; I_{OL} = 16 \text{ mA}$

$V_{OH} = V_{CC} (10K \text{ pullup})$

@ Bus:

$V_{OL} = 0.5V \text{ max}; I_{OL} = 25 \text{ mA}$

$V_{OH} = 3.65V \text{ min}; I_{OH} = 1 \text{ mA}$

Others

$V_{OL} = 0.5V \text{ max}; I_{OL} = 16 \text{ mA}$

$V_{OH} = 2.4V \text{ max}; I_{OH} = 400 \mu A$

Equipment Supplied

Controller board

Emulator board

Interface cables and buffer module

Operator's manual

ICE-41A diskette based software

Reference Manuals

9800465 — ICE-41A Operator's Manual (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number

Description

MDS-41A-ICE

UPI-41A (8741, 8041, 8741A, 8041A) CPU

In-circuit emulator, cable assembly and interactive diskette software included

Part Number	Description
MDS-41A-ICE	UPI-41A (8741, 8041, 8741A, 8041A) CPU
	In-circuit emulator, cable assembly and interactive diskette software included

Command	Description
Load	Loads the user program into the user system.
Run	Runs the user program in the user system.
Stop	Stops the user program in the user system.
Break	Breaks the user program in the user system.
Trace	Traces the user program in the user system.
Single	Single steps the user program in the user system.
Reset	Resets the user system.
Quit	Quits the user system.



MULTI-ICE™ SOFTWARE



MULTI-ICE™ SOFTWARE MULTIPLE-IN-CIRCUIT-EMULATOR

Facilitates software and hardware debugging of multi-processor systems.

Allows two In-Circuit Emulators to operate simultaneously in a single Intellec Microcomputer Development System.

Provides enhanced software features: Symbolic Display of Addresses, Macro Commands, Compound Commands, Software Synchronization of Processes, and INCLUDE File Capability.

Multi-ICE In-Circuit Emulator is a software product which allows two Intel In-Circuit Emulators to run simultaneously in a single Intellec Microcomputer Development System. Multi-ICE software used in lieu of the standard ICE software gives users full control of the Intellec Microcomputer Development System, and the two ICE modules for hardware and software debugging of multi-processor systems.

Enhancement features available with Multi-ICE software include a compound command capability which enables the user to "program" a diagnostic or exercise sequence. Also included are repeat and conditional execution of ICE commands, and the ability to invoke the macro commands by name.

A special EPROM set for the ICE-85 Emulator is included. The new firmware will enable the ICE-85 Emulator to support Hold-Request and Hold-Acknowledgement hand-shake protocol both while in emulation and while in interrogation mode. This allows the ICE-85 Emulator to support typical dynamic RAM and DMA applications.

Supports In-Circuit Emulator combinations, 85/85 Emulators, 85/49 Emulators (ICE-49™ Emulator supports the design using MCS-48™ chip family), and 85/41A Emulators.

Functions under the supervision of ISIS-II Disk Operating System.


Supports ICE-85™ Emulator Hold Request/Hold Acknowledgement hand-shake while in both emulation and interrogation modes. (Can be used for Dynamic RAM refresh.)



MULTI-ICE OPERATION

Multi-ICE software is a debug tool which allows two ICE emulators to begin and stop in sequence. Once started, two ICE emulators emulate simultaneously and independently. Thus, Multi-ICE software permits the debugging of asynchronous or synchronous multi-processor systems.

A conceptual model for the Multi-ICE software can be illustrated with the following block diagram.



Block Diagram of Multi-ICE™ Operation

There are three processes in the Multi-ICE environment: the Host process and the two ICE processes to control the two ICE hardware modules. The processor for these three processes is the microcomputer in the Intellec Microcomputer Development System. Only the Host process is active when Multi-ICE software is invoked. The Parser interfaces with the console, receives commands from the console or from a file, translates them into intermediate code, and loads the code into the Host command code buffer or ICE command code buffers.

The Host process executes commands from its command code buffer using the execution software and hardware of the Host's current environment, either environment 1 or environment 2 (EN1 or EN2), as required. EN1 and EN2 are the operating environments of the two In-Circuit Emulators.

The user can change the execution environment (from EN1 to EN2 or vice versa) with the SWITCH command. Once the environment is selected, ICE operation is the same as with standard ICE software. In addition, the enhanced software capabilities are available to the user.

The two ICE processes (PR1 and PR2) execute commands from their command code buffers in their own environments (PR1 in EN1 and PR2 in EN2). The main functions of the two ICE execution processes are to control the operations of the two ICE hardware sets. The ACTIVATE command controls the execution of the ICE processes. Commands are passed on to each ICE unit to initiate the desired ICE functions.

The two ICE hardware units accept commands from the Host process or ICE processes. Once emulations start, the two ICE hardware sets will operate until a break condition is met or processing is interrupted by commands from the ICE execution processes.

ENHANCED DIAGNOSTIC SOFTWARE FUNCTIONS

Single ICE™ Module Operation

Multi-ICE software can be used for single ICE operation. The operating procedures will be identical to the Multi-ICE operation. All the enhanced software functions will be available. The performance will be the same as if the standard ICE software is being used.

Symbolic Display of Addresses

The user has the option of displaying a 16-bit address in the form of a symbol name or line number plus a hex number offset.

Macro Command

A macro is a set of commands which is given a name. Thus, a group of commands which is executed frequently may be defined as a macro. Each time the user wants to execute that group of commands, he may just invoke the macro by typing a colon followed by the macro name. Up to ten parameters may be passed to the macro.

Macro commands may be defined at the beginning of a debug session and then can be used throughout the whole session. If the user wants to save the macros for later use, he may use the PUT command to save the macro on diskette, or the user may edit the macro file off-line using the Intellec text editor. Later, the user may use the INCLUDE command to bring in the macro definition file that he created.

Example:

*DEFINE MACRO INITMEM	;This macro clears the memory and then loads the programs.
*SWITCH = EN1	;Select environment 1 (ICE Module 1)
*BYTE 0 TO 100=0	;Initialize memory to 0.
*LOAD :F1:DRIVER	;Load user program into memory for ICE Module 1.
*SWITCH = EN2	;Select environment 2 (ICE Module 2)
*LOAD :F1:DR2	;Load user program into memory for ICE Module 2.
*EM	;End of Macro
*	;To execute this Macro, user types :INITMEM

Compound Command

Compound commands provide conditional execution of commands (IF Command) and execution of commands repeatedly until certain conditions are met (COUNT, REPEAT Commands).

Compound commands and Macro commands may be nested any number of times.

Example:

*DEFINE .I = 0	;Define symbol .I to 0
*COUNT 100H	;Repeat the following commands 100H times.
*IF .I AND 1 THEN	;Check if .I is odd
..*BYT .I = .I	;Fill the memory at location .I to value .I
..*END	
*.I = .I + 1	;Increment .I by 1.
*END	;Command executes upon carriage-return after END


Software Synchronization of Processes

Up to three processes (Host, PR1 and PR2) can be active simultaneously in the system. An ICE process can be activated (ACTIVATE), suspended (SUSPEND), killed (KILL), or continued (CONTINUE). The Host process can wait for other processes to become dormant before it becomes active again. Through these synchronization commands, the user can create a system

test file off-line yet be able to synchronize the three processes when the actual system test is executed.

Example:

The capability of the software synchronization commands is demonstrated by the following example. The flowchart shows the synchronization requirements. The program steps show the actual implementation.



Flowchart of the Example for Demonstrating Multi-ICE™ Synchronization Capability

```

*ACTIVATE PR1
*GO FROM 800
*END
PR1 EMULATION BEGUN
*SWI=EN2
*REPEAT
*WHILE PC < > .LOOP
*ACT PR2
*GO TILL .LOOP OR .END
*REGISTER
*END
*WAIT PR2
*IF PC=.LOOP THEN
*SUSPEND PR1
*END
*END

```

```

;Activate PR1
;Start ICE Module 1
;End of Activate block

;Switch execution Environment to EN2
;Repeat the following block of commands while PC is not equal to .Loop

;Activate PR2
;Go till instruction at location .Loop or at location .END is executed
;Display the registers
;End of Activate block
;Wait until PR2 is dormant

;End of IF block
;End of REPEAT block

```

the file specified until the end of the file is encountered, at which point, input continues to be taken from the previous source. Nesting of INCLUDES is permitted. Since the command code file can be complex, the ability to edit offline becomes desirable. The INCLUDE command allows the user to pull in command code files and Macro commands created offline which can then be used for the particular debugging session.

*MAP 0 LENGTH 64K=USER ;Contents of the file PROG1 are listed on screen as they are executed.
 *MAP IO 0 TO FF = USER
 *SWITCH = EN2
 *LOAD :F2:LED.HEX
 *SWITCH = EN1 ;End of the file PROG1
 ;After the end of file is reached, control is returned to console.

SPECIFICATIONS

Equipment Supplied:

- Multi-ICE Flexible diskettes (one each in single and double density)
 Contains software that supports 85/85 Emulators, 85/49 Emulators, and 85/41A Emulators
- Special EPROM set for one ICE-85 Emulator
- Operator's Manual

Required Hardware: (Cont'd.)

- 64K bytes of RAM memory
- Flexible disk drive(s)
- Single or double density
- System Console
- CRT or hard copy interactive device
- ICE-85 Emulator(s), ICE-49 Emulator or ICE-41A Emulator

MULTI-ICE™ OPERATING ENVIRONMENT

Required Hardware:

- Inteltec Microcomputer Development System
- Model-800, Model-888
- Series II Model 220, Model 230, and Expansion Chassis

Optional Hardware:

- Printer
- Additional flexible disk drives

Required Software:

- Intel Systems Implementation Supervisor (ISIS-II)

ORDERING INFORMATION:

Product Code	Description
MDS*-350	Multi-ICE Software


*"MDS" is used as an ordering code only, and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corp.

MCS™-48 DISKETTE-BASED SOFTWARE SUPPORT PACKAGE

- Extends Intellec microcomputer development system to support MCS-48 development
- MCS-48 assembler provides conditional assembly and macro capability

- Takes advantage of powerful ISIS-II file handling and storage capabilities
- Provides assembler output in standard Intel hex format

The MCS-48 assembler translates symbolic 8048 assembly language instructions into the appropriate machine operation codes, and provides both conditional and macroassembler programming. Output may be loaded either to an ICE-49 module for debugging or into a Universal PROM Programmer for 8748 PROM programming. The MCS-48 assembler operates under the ISIS-II operating system on Intellec Microcomputer Development systems.



FUNCTIONAL DESCRIPTION

The MCS-48 assembler translates symbolic 8048 assembly language instructions into the appropriate machine operation codes. The ability to refer to program addresses with symbolic names eliminates the errors of hand translation and makes it easier to modify programs when adding or deleting instructions. Conditional assembly permits the programmer to specify which portions of the master source document should be included or deleted in variations on a basic system design, such as the code required to handle optional external devices. Macro capability allows the programmer use of a single label to define a routine. The MCS-48 assembler will assemble the code required by the reserved routine whenever the macro label is inserted in the text. Output from the assembler is in standard Intel hex format. It may be either loaded directly to an in-circuit emulator (ICE-49) module for integrated hardware/software debugging, or loaded into a Universal PROM Programmer for 8748 PROM programming. A sample assembly listing is shown in Table 1.

Table 1. Sample MCS-48 Diskette-Based Assembly Listing

LOC		OBJ	SEQ	SOURCE STATEMENT
ISIS-II 8048 MACROASSEMBLER: V1.0 PAGE 1				
			1	DECIMAL ADDITION ROUTINE ADD BCD NUMBER
			2	AT LOCATION 'BETA' TO BCD NUMBER AT 'ALPHA' WITH
			3	RESULT IN 'ALPHA' LENGTH OF NUMBER IS 'COUNT' DIGIT
			4	PAIRS. ASSUME BOTH BETA AND ALPHA ARE SAME LENGTH
			5	AND HAVE EVEN NUMBER OF DIGITS OR MSD IS 0 IF
			6	'ODD'
			7	INIT
			8	MACRO AUGND,ADDND,CNT
			9	MOV R0,#AUGND
			10	MOV R1,#ADDND
			11	MOV R2,#CNT
			12	ENDM
0001E			13	ALPHA EQU 30
00028			14	BETA EQU 40
00032			15	COUNT EQU 5
0100			16	ORG 100H
			17	INIT ALPHA,BETA,COUNT
0100 B81E			18	MOV R0,#ALPHA
0102 B820			19	MOV R1,#BETA
0104 BA32			20	MOV R2,#COUNT
0106 97			21	CLR C
0107 F0			22	LP MOV A,R0
0108 71			23	ADDC A,R1
0109 57			24	DA A
010A A1			25	MOV @R0,A
010B 18			26	INC R0
010C 19			27	INC R1
010D EA07			28	DJNZ R2,LP
				END
USER SYMBOLS				
			ALPHA	0001E
			BETA	00028
			COUNT	0005
			LP	0107
			L1	0102
ASSEMBLY COMPLETE, NO ERRORS				
ISIS-II ASSEMBLER SYMBOL CROSS REFERENCE: V1.0 PAGE 1				
SYMBOL CROSS REFERENCE				
			ALPHA	13# 17
			BETA	14# 17
			COUNT	15# 17
			INIT	7# 17
			L1	19#
			LP	22# 28

SPECIFICATIONS

Operating Environment

Required Hardware

Intel Microcomputer Development System
32K RAM (non-macro use)
48K RAM (use of macro facility)
One or two Floppy disk drives
— Single or Double density
System Console
— CRT or interactive hardcopy device

Required Software

ISIS-II Diskette Operating System

Optional Hardware

ICE-49 In-Circuit Emulator
Line Printer
Universal PROM Programmer with 8748 personality card

Shipping Media

Diskette

Reference Manuals

9800255 — MCS-48 and UPI-41 Assembly Language Programming Manual (SUPPLIED)

9800236 — Universal PROM Mapper Operator's Manual

9800306 — ISIS-II User's Guide

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Product Code Description

MDS-D48 Diskette-based assembler for MCS-48 family of microprocessors.

SUPPORT CATEGORY: Level B

intel®

MODEL 230

INTELLEC® SERIES II

MICROCOMPUTER DEVELOPMENT SYSTEM

Complete microcomputer development center for Intel 80/85, 8086, and 8048 microprocessor families

LSI electronics board with CPU, RAM, ROM, I/O, and interrupt circuitry

64K bytes RAM memory

Self-test diagnostic capability

Eight-level nested, maskable priority interrupt system

Built-in interfaces for high speed paper tape reader/punch, printer, and universal PROM programmer

Powerful ISIS-II Diskette Operating System software with relocating macroassembler, linker, and locator

1 million bytes (expandable to 2.5M bytes) of diskette storage

Supports PL/M and FORTRAN high level languages


Standard MULTIBUS™ multiprocessor and DMA capability

Compatible with standard Intellec/iSBC™ expansion modules

Integral CRT with detachable upper/lower case typewriter-style full ASCII keyboard

Software compatible with previous Intellec® systems

The Model 230 Intellec Series II Microcomputer Development System is a complete center for the development of microcomputer-based products. It includes a CPU, 64K bytes of RAM, 4K bytes of ROM memory, a 2000-character CRT, a detachable full ASCII keyboard, and dual double density diskette drives providing over 1 million bytes of on-line data storage. Powerful ISIS-II Diskette Operating System software allows the Model 230 to be used quickly and efficiently for assembling and/or compiling and debugging programs for Intel's 80/85, 8086, or 8048 microprocessor families without the need for handling paper tape. ISIS-II performs all file handling operations, leaving the user free to concentrate on the details of his own application. When used in conjunction with an optional in-circuit emulator (ICE) module, the Model 230 provides all the hardware and software development tools necessary for the rapid development of a microcomputer-based product.



FUNCTIONAL DESCRIPTION

Hardware Components

The Intellec Series II Model 230 is a packaged, highly integrated microcomputer development system consisting of a CRT chassis with a 6-slot cardcage, power supply, fans, cables, and five printed circuit cards. A separate, full ASCII keyboard is connected with a cable. A second chassis contains two floppy disk drives capable of double-density operation along with a separate power supply, fans, and cables for connection to the main chassis. A block diagram of the Model 230 is shown in Figure 1.

CPU Cards — The master CPU card contains its own microprocessor, memory, I/O, interrupt and bus interface circuitry fashioned from Intel's high technology LSI components. Known as the integrated processor board (IPB), it occupies the first slot in the cardcage. A second slave CPU card is responsible for all remaining I/O control including the CRT and keyboard interface. This card, mounted on the rear panel, also contains its own microprocessor, RAM and ROM memory, and I/O interface logic, thus, in effect, creating a dual processor environment. Known as the I/O controller (IOC), the slave CPU

card communicates with the IPB over an 8-bit bidirectional data bus.

Memory and Control Cards — In addition, 32K bytes of RAM (bringing the total to 64K bytes) is located on a separate card in the main cardcage. Fabricated from Intel's 16K RAMs, the board also contains all necessary address decoding and refresh logic. Two additional boards in the cardcage are used to control the two double-density floppy disk drives.

Expansion — Two remaining slots in the cardcage are available for system expansion. Additional expansion of 4 slots can be achieved through the addition of an Inteltec Series II expansion chassis.

System Components

The heart of the IPB is an Intel NMOS 8-bit microprocessor, the 8080A-2, running at 2.6 MHz. 32K bytes of RAM memory are provided on the board using Intel 16K RAMs. 4K of ROM is provided, preprogrammed with system bootstrap "self-test" diagnostics and the Intellec Series II System Monitor. The eight-level vectored priority interrupt system allows interrupts to be individually masked. Using Intel's versatile 8259 interrupt controller, the interrupt system may be user programmed to respond to individual needs.




Figure 1. Intellec Series II Model 230 Microcomputer Development System Block Diagram

Input/Output

IPB Serial Channels — The I/O subsystem in the Model 230 consists of two parts: the IOC card and two serial channels on the IPB itself. Each serial channel is RS232C compatible and is capable of running asynchronously from 110 to 9600 baud or synchronously from 150 to 56K baud. Both may be connected to a user defined data set or terminal. One channel contains current loop adapters. Both channels are implemented using Intel's 8251 USART. They can be programmatically selected to perform a variety of I/O functions. Baud rate selection is accomplished programmatically through an Intel 8253 interval timer. The 8253 also serves as a real-time clock for the entire system. I/O activity through both serial channels is signaled to the system through a second 8259 interrupt controller, operating in a polled mode nested to the primary 8259.

IOC Interface — The remainder of system I/O activity takes place in the IOC. The IOC provides interface for the CRT, keyboard, and standard Intellec peripherals including printer, high speed paper tape reader/punch, and universal PROM programmer. The IOC contains its own independent microprocessor, also an 8080A-2. The CPU controls all I/O operations as well as supervising communications with the IPB. 8K bytes of ROM contain all I/O control firmware. 8K bytes of RAM are used for CRT screen refresh storage. These do not occupy space in Intellec Series II main memory since the IOC is a totally independent microcomputer subsystem.

Integral CRT

Display — The CRT is a 12-inch raster scan type monitor with a 50/60 Hz vertical scan rate and 15.5 kHz horizontal scan rate. Controls are provided for brightness and contrast adjustments. The interface to the CRT is provided through an Intel 8275 single chip programmable CRT controller. The master processor on the IPB transfers a character for display to the IOC, where it is stored in RAM. The CRT controller reads a line at a time into its line buffer through an Intel 8257 DMA controller and then feeds one character at a time to the character generator to produce the video signal. Timing for the CRT control is provided by an Intel 8253 interval timer. The screen display is formatted as 25 rows of 80 characters. The full set of ASCII characters are displayed, including lower case alphas.

Keyboard — The keyboard interfaces directly to the IOC processor via an 8-bit data bus. The keyboard contains an Intel UPI-41 Universal Peripheral Interface, which scans the keyboard, encodes the characters, and buffers the characters to provide N-key rollover. The keyboard itself is a high quality typewriter style keyboard containing the full ASCII character set. An upper/lower case switch allows the system to be used for document preparation. Cursor control keys are also provided.

Peripheral Interface

A UPI-41 Universal Peripheral Interface on the IOC board performs similar functions to the UPI-41 on the PIO board in the Model 210. It provides interface for other standard Intellec peripherals including a printer, high speed paper tape reader, high speed paper tape punch,

and universal PROM programmer. Communication between the IPB and IOC is maintained over a separate 8-bit bidirectional data bus. Connectors for the four devices named above, as well as the two serial channels, are mounted directly on the IOC itself.

Control

User control is maintained through a front panel, consisting of a power switch and indicator, reset/boot switch, run/halt light, and eight interrupt switches and indicators. The front panel circuit board is attached directly to the IPB, allowing the eight interrupt switches to connect to the primary 8259, as well as to the Intellec Series II bus.

Diskette System

The Intellec Series II double density diskette system provides direct access bulk storage, intelligent controller, and two diskette drives. Each drive provides 1/2 million bytes of storage with a data transfer rate of 500,000 bits/second. The controller is implemented with Intel's powerful Series 3000 Bipolar Microcomputer Set. The controller provides an interface to the Intellec Series II system bus, as well as supporting up to four diskette drives. The diskette system records all data in soft sector format. The diskette system is capable of performing seven different operations: recalibrate, seek, format track, write data, write deleted data, read data, and verify CRC.

Diskette Controller Boards — The diskette controller consists of two boards, the channel board and the interface board. These two PC boards reside in the Intellec Series II system chassis and constitute the diskette controller. The channel board receives, decodes and responds to channel commands from the 8080A-2 CPU in the Model 230. The interface board provides the diskette controller with a means of communication with the diskette drives and with the Intellec system bus. The interface board validates data during reads using a cyclic redundancy check (CRC) polynomial and generates CRC data during write operations. When the diskette controller requires access to Intellec system memory, the interface board requests and maintains DMA master control of the system bus, and generates the appropriate memory command. The interface board also acknowledges I/O commands as required by the Intellec bus. In addition to supporting a second set of double density drives, the diskette controller may co-reside with the Intel single density controller to allow up to 2.5 million bytes of on-line storage.

MULTIBUS Capability

All Intellec Series II models implement the industry standard MULTIBUS. MULTIBUS enables several bus masters, such as CPU and DMA devices, to share the bus and memory by operating at different priority levels. Resolution of bus exchanges is synchronized by a bus clock signal derived independently from processor clocks. Read/write transfers may take place at rates up to 5 MHz. The bus structure is suitable for use with any Intel microcomputer family.

SPECIFICATIONS

Host Processor (IPB)

RAM — 64K (system monitor occupies 62K through 64K)
ROM — 4K (2K in monitor, 2K in boot/diagnostic)

Diskette System Capacity (Basic Two Drives)

Unformatted

Per Disk: 6.2 megabits
 Per Track: 82.0 kilobits

Formatted

Per Disk: 4.1 megabits
 Per Track: 53.2 kilobits

Diskette Performance

Diskette System Transfer Rate — 500 kilobits/sec

Diskette System Access Time

Track-to-Track: 10 ms
 Head Settling Time: 10 ms

Average Random Positioning Time — 260 ms

Rotational Speed — 360 rpm

Average Rotational Latency — 83 ms

Recording Mode — M²FM

Physical Characteristics

Width — 17.37 in. (44.12 cm)

Height — 15.81 in. (40.16 cm)

Depth — 19.13 in. (48.59 cm)

Weight — 73 lb (33 kg)

Keyboard

Width — 17.37 in. (44.12 cm)

Height — 3.0 in. (7.62 cm)

Depth — 9.0 in. (22.86 cm)

Weight — 6 lb (3 kg)

Dual Drive Chassis

Width — 16.88 in. (42.88 cm)

Height — 12.08 in. (30.68 cm)

Depth — 19.0 in. (48.26 cm)

Weight — 64 lb (29 kg)

Electrical Characteristics

DC Power Supply

Volts Supplied	Amps Supplied	Typical System Requirements
+ 5 ± 5%	30	14.25
+ 12 ± 5%	2.5	0.2
- 12 ± 5%	0.3	0.05
- 10 ± 5%	1.5	15
+ 15 ± 5%	1.5	1.3
+ 24 ± 5%	1.7	

*Not available on bus.

ORDERING INFORMATION

Part Number Description

MDS-230	Intellec Series II Model 230 microcomputer development system (110V/60 Hz)
MDS-231	Intellec Series II Model 230 microcomputer development system (220V/50 Hz)

AC Requirements — 50/60 Hz, 115/230V AC

Environmental Characteristics

Operating Temperature — 0° to 35°C (95°F)

Equipment Supplied

Model 230 chassis

Integrated processor board (IPB)

I/O controller board (IOC)

32K RAM board

CRT and keyboard

Double density floppy disk controller (2 boards)

Dual drive floppy disk chassis and cables

2 floppy disk drives (512K byte capacity each)

ROM-resident system monitor

ISIS-II system diskette with MCS-80/MCS-85

macroassembler

Reference Manuals

9800558 — A Guide to Microcomputer Development Systems (SUPPLIED)

9800550 — Intellec Series II Installation and Service Guide (SUPPLIED)

9800306 — ISIS-II System User's Guide (SUPPLIED)

9800556 — Intellec Series II Hardware Reference Manual (SUPPLIED)

9800555 — Intellec Series II Hardware Reference Manual (SUPPLIED)

9800301 — 8080/8085 Assembly Language Programming Manual (SUPPLIED)

9800292 — ISIS-II 8080/8085 Assembler Operator's Manual (SUPPLIED)

9800605 — Intellec Series II Systems Monitor Source Listing (SUPPLIED)

9800554 — Intellec Series II Schematic Drawings (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor, office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

iUP-200/iUP-201 UNIVERSAL PROM PROGRAMMERS

FUNCTIONAL DESCRIPTION


MAJOR iUP-200/iUP-201 FEATURES:

- **Serial interface to all INTELLEC® Development Systems**
- **Powerful PROM Programming Software utility (iPPS)**
- **Support for all Intel PROM families through multiple device Personality Modules**
- **iUP system self-tests plus device integrity checks**

The iUP-200 and iUP-201 Universal Prom Programmers provide programming and verification of data in all the Intel programmable ROMs (PROMs). They can also be used for programming the PROM memory portions of Intel's single-chip microcomputer and peripheral devices. When used with any INTELLEC Development System, the iUP-200 and iUP-201 provide on-line programming and verification with the aid of the Intel PROM Programming Software utility (iPPS). In addition, the iUP-201 supports off-line, stand-alone, program editing and PROM duplication. The iUP-200 is completely expandable to the iUP-201.

ADDITIONAL iUP-201 FEATURES:

- **24-character alpha-numeric display**
- **Full hexadecimal plus 11-function keypads**
- **Off-line editing and device duplication**
- **16K bytes RAM expandable to 32K bytes**



The following are trademarks of Intel Corporation and may be used only to describe Intel products: Intel, Intellec, MCS and ICE, and the combination of MCS or ICE and a numerical suffix. Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

FUNCTIONAL DESCRIPTION

On-Line System

Hardware Components—The basic iUP-200 and iUP-201 consist of a free-standing unit that, when interfaced directly to any Intel Development System equipped with at least 64K bytes of user memory, provides "on-line" PROM programming and verification of Intel programmable devices. In addition, the units can read the contents of the ROM versions of these devices. Communication with the host is accomplished through a standard RS232C serial data link. A serial converter is needed when using the MDS-800 as a host system. These converters are available from other manufacturers. Each unit contains an 8085 CPU, selectable power supply, 2.3K bytes of static RAM, 8K bytes of pre-programmed EPROM, a programmable timer, and circuitry for interfacing to a Personality Module, keyboard, display, and host system. The pre-programmed EPROM contains the firmware needed for all iUP edit and control functions.

The interface between the iUP and the target PROM is accomplished using a family or single-device Personality Module. No additional sockets or adaptors are necessary. These Personality Modules are iUP front panel inserted units containing all the hardware and firmware necessary for programming either a family of Intel PROMs or a single Intel device. Figure 1 diagrams the on-line system data flow.

The iUP-201 will also accept Intel hexadecimal programs developed on a non-Intel Development System. Only a few keystrokes are required to download the program into iUP RAM for editing and loading into a PROM.

Software Components—The Intel PROM Programming Software utility (iPPS) is included with both the iUP-200 and iUP-201. Created to run on any INTELLEC Development System, iPPS provides user control of all reading, programming, and verification functions through an easy to use language driven interface. All iPPS commands, as well as program address and data information, are entered through the development system ASCII keyboard and displayed on the system CRT. These plain English commands allow the user to read and write data to or from any of three logical devices: the target PROM, the INTELLEC system memory, or a disk file system. Additional commands control iPPS program execution, display information and status, allow rearrangement of data from any of the three logical devices, and provide user assistance information in the form of a HELP command. Figure 2 summarizes these commands.

Loading programs into a PROM from INTELLEC system memory or directly from a disk file is accomplished under iPPS control. Access to the disk allows the user to create and manipulate data in a virtual buffer with an address range up to 16M. This large block of data can be formatted into different PROM word sizes for program storage into several different PROM types. In addition, a program from any of the three logical devices can be "interleaved" with a second program and entered into a specific target PROM or PROMs.

iPPS supports data manipulation in any Intel format: 8080 hexadecimal ASCII, 8080 absolute object, 8086 hexadecimal ASCII, 8086 absolute object, and 286 absolute object. Addresses and data can be displayed in one of several number bases including binary, octal, decimal, and hexadecimal. The user can easily change defaulted data formats as well as number bases.

iPPS requires that version 3.4 or later of Intel's ISIS-II Operating System be resident in INTELLEC Development System memory at the time of execution. The software is designed to run under control of ISIS "Submit Files" thereby freeing the user from repetitious command entry.

System Expansion—The iUP-200 can be easily expanded, by the user, for off-line operation. The Keyboard/Expansion Kit (iUP-PAK) is available from Intel or your local Intel Distributor.




Figure 1. On-Line System Data Flow

Program Control Group—Controls the program execution of iPPS.

EXIT
<ESC>
REPEAT
ALTER

Exits iPPS and returns control to ISIS-II
Terminates current command
Repeats full execution of previous command
Allows edit and re-execution of previous command

Utility Group—Displays user information, status, and sets default values.

DISPLAY
PRINT
HELP
MAP
BLANKCHECK
OVERLAY
TYPE
INIT
WORKFILES

Displays PROM, Buffer, or File data on the console
Prints PROM, Buffer or File data on a printer
Selectively displays user assistance information
Displays Buffer structure and status
Checks for unprogrammed PROM
Checks if non-blank PROM can be programmed
Selects PROM type
Initializes the default number base and file type
Specifies drive device for temporary work files

Buffer Group—Edits, modifies, and verifies data in the Buffer.

SUBSTITUTE
LOADDATA
VERIFY

Examines and modifies Buffer data
Loads a section of the buffer with a constant
Verifies data in PROM with Buffer data

Formatting Group—Permits rearrangement of data from PROM, Buffer, or File.

FORMAT

Interactively formats the Buffer, PROM, or File data
and places the result in a workfile

Copy Group—Provides for variations of the general purpose COPY command.

COPY (File to PROM)
COPY (PROM to File)
COPY (Buffer to PROM)
COPY (PROM to Buffer)
COPY (Buffer to File)
COPY (File to Buffer)
COPY (File to URAM)
COPY (URAM to File)
COPY (Buffer to URAM)
COPY (URAM to Buffer)

Programs PROM with data in a file on disk
Saves PROM data in file on disk
Programs PROM device from Buffer
Loads Buffer with data in PROM
Saves Buffer in file on disk
Loads Buffer from file on disk
Loads file data into iUP URAM (iUP-201 only)
Save iUP URAM data in a file (iUP-201 only)
Loads Buffer into iUP URAM (iUP-201 only)
Loads iUP URAM data into the Buffer (iUP-201 only)

Figure 2. iPPS Command Summary**iUP-200 On-Line System Configuration**

Off-Line System

While capable of performing all the on-line functions, the iUP-201 allows program editing, PROM duplication, and program verification independent of the host system. In addition to the hardware components included as part of the iUP-200, the iUP-201 contains a 24-character alphanumeric display, full HEX and 11-function keypads, and 16K bytes of user RAM (URAM) expandable to 32K bytes. This expansion provides memory needed to store data for PROMs exceeding 16K bytes (128K bits) in size. Figure 3 illustrates the iUP-201 keyboard and display.

The two logical devices accessible during off-line operation are the PROM device and iUP-201 RAM. Typical operation would entail copying the data from a PROM (or ROM) into iUP RAM, modifying this data in RAM, and programming the modified data back into a PROM device. The address range of the needed RAM is automatically determined by the iUP when PROM type selection is made.

Figure 4 summarizes the off-line commands.




Figure 3. iUP-201 Keyboard and Display

	Selects either the on-line or the off line operation. When on-line, all other function keys are disabled.
	Selects the PROM type when a Personality Module capable of programming multiple devices is used. The selected device is indicated by an adjacent LED on the installed module.
	Verifies the contents of the installed PROM device with that of the iUP RAM. The iUP display indicates address and the 2's complement of any expected vs. actual mismatch.
	Performs a device Blank Check and then programs the target PROM with data from iUP RAM. If Blank Check fails, pressing PROG again will perform a stuck bit check to further verify PROM/Program compatibility.
	Loads the iUP RAM with the data from the PROM device installed in the Personality Module.
	Terminates the current off-line function, clears a user entry, or restores the display after an error condition.
	Pressing the ENTER key transfers information from the iUP display (addresses or data) into URAM.
	Pressing the shift key and ADDR/0 key selects the address field for keypad entry.
	Pressing the shift key and DATA/1 key selects the data field for keypad editing and entry.
	Pressing the shift key and FILL/2 key selects the fill function, which allows a contiguous section of RAM locations to be loaded with a constant.
	Pressing the shift key and LOAD/3 initiates a download of Intel hexadecimal data from any development system with an RS-232C port.

Figure 4. Off-Line Command Summary

SYSTEM DIAGNOSTICS

Both the iUP-200 and iUP-201 include self-contained system diagnostics that provide verification of system operation and aid the user in fault isolation. Diagnostics are performed on the power supply, CPU, internal firmware ROM, internal RAM, timer, and on the iUP-201 keyboard and URAM. In addition, tests are made on any Personality Module installed in the programmer the first time the module is accessed. They include tests on the power select circuitry and the 2K of module firmware. Easy to read status messages are provided on the development system display in the on-line mode and the iUP-201 display in the off-line mode.

PERSONALITY MODULES

The iUP-200 and iUP-201 interface with a selected PROM (or ROM) through an associated Personality Module. These modules contain all of the hardware and firmware needed to read and program a family of Intel devices. Each module is a single molded unit, front panel inserted on either programmer. No additional adapters or sockets are needed. Figure 5 lists the available modules.

iUP-F27/128 - E²/EPROM Personality Module capable of reading and programming the 2716, 2732, 2732A, 2764, 27128, 2815, and 2816.

iUP-F87/51 - MICROCONTROLLER Personality Module capable of reading and programming the 8748, 8748H, 8048, 8749, 8049, 8750, 8050, 8751, and 8051.

iUP-F87/44 - PERIPHERAL Personality Module capable of reading and programming the 8741A, 8041A, 8742, 8042, 8744, 8044, and 8755A.

iUP-F36/32 - BIPOLAR Personality Module capable of reading and programming the 3628, 3632, 3632A, 3636, 3636B, and 3624.

Figure 5. iUP Personality Modules

Interfaces

Each personality module, an example is shown in Figure 6, interfaces with the programmer through a 41-pin connector. Module firmware is uploaded into iUP RAM and executed by the onboard 8085A processor. This firmware contains routines needed to Read and Program a number of PROMs. In addition, the personality module sends specific information regarding the selected PROM to the iUP to aid in performing PROM device integrity checks.

Operational status is indicated through individual LEDs on each module. A column of device selection LEDs indicate which PROM device type the user has selected. After device selection, an LED below each socket (on modules containing more than one socket) indicates the socket to be used. A red indicator light (Hot Socket) warns the user when power is being supplied to the selected device.




Figure 6. iUP-F27/128

Device Integrity Checks

In addition to the iUP system self-tests, each Personality Module contains diagnostics in firmware that perform selected PROM tests and indicate status. These tests are performed in both the on-line and off-line modes. A PROM installation test is performed to insure the device is installed in the module correctly and the ZIF socket is closed. A PROM Blank Check is

performed to determine whether a device is in its erased state. The iUP automatically determines whether this erased state is all zeros or all ones. A stuck bit check is performed when a PROM is found to be not blank. This test determines which bits are pre-programmed, compares those bits against the program to be loaded, and allows programming to continue if they match. As with the system self-tests,

easy to read status messages are provided. All of the PROM device integrity checks, with the exception of the installation test which occurs automatically any time an operation is selected, can be invoked by the user.

Figure 7 illustrates a typical on-line and off-line programming sequence.




Figure 7. iUP Programming Sequence

iUP-200/201 SPECIFICATIONS

Control Processor

Intel 8085A Microprocessor
6.144 MHz Clock Rate

Memory

RAM—2.3K bytes Static
ROM—8K bytes EPROM

Interfaces

Keyboard—16 character Hexadecimal and 11-function keypad (iUP-201 only)
Display—24 Character Alphanumeric (iUP-201 only)

Software

Monitor—System Controller in pre-programmed EPROM
iPPS—Intel PROM Programming Software utility on supplied diskette

Physical Characteristics

Depth—15 inches (38.1 cm)
Width—15 inches (38.1 cm)
Height—6 inches (15.2 cm)
Weight—15 lbs. (6.8 kg)

Electrical Characteristics

Selectable 100, 120, 200, or 240 Vac \pm 10%;
50 - 60 Hz
Maximum power consumption—80 watts

Environmental Characteristics

Operating Temperature—10°C to 40°C
Operating Humidity—0% to 95% Relative Humidity

Reference Material

iUP-200/201 Universal Programmer User's Guide
iUP-200/201 Pocket Reference Card

PERSONALITY MODULE SPECIFICATIONS

Memory

EPROM — 2K bytes

Physical Characteristics

Width — 5.5 inches (14.0 cm)
Height — 1.6 inches (4.1 cm)
Depth — 7.0 inches (17.8 cm)
Weight — 1 lb. (.45 kg)

Electrical Characteristics

Maximum power consumption (module)—5 watts
Maximum power consumption (device)—2.5 watts
Maximum power consumption (total from iUP)—7.5 watts

Environmental Characteristics

Operating Temperature—10°C to 40°C
Operating Humidity—0% to 95% relative humidity

Reference Material

Selected Personality Module User's Guide

ORDERING INFORMATION

Part Number	Description
iUP-200	Intel On-Line Universal Programmer
iUP-201	Intel On-Line/Off-Line Universal Programmer
iUP-F27/128	E ² EPROM Personality Module
iUP-F87/51	MICROCONTROLLER Personality Module
iUP-F87/44	PERIPHERAL Personality Module
iUP-F36/32	BIPOLAR Personality Module



U.S. SALES OFFICES

3065 Bowers Avenue
Santa Clara, California 95051
Tel: (408) 987-8080
TWX: 910-338-0026
TELEX: 34-6372

ALABAMA

Intel Corp.
303 Williams Avenue, S.W.
Suite 1422
Huntsville 35801
Tel: (205) 533-9353

ARIZONA

Intel Corp.
10210 N. 25th Avenue, Suite 11
Phoenix 85021
Tel: (602) 869-4980

CALIFORNIA

Intel Corp.
1010 Hurley Way
Suite 300
Sacramento 95825
Tel: (916) 929-4078

Intel Corp.
7670 Opportunity Rd.
Suite 135
San Diego 92111
Tel: (714) 268-3563

Intel Corp.
2000 East 4th Street
Suite 100
Santa Ana 92705
Tel: (714) 835-9642
TWX: 910-595-1114

Intel Corp.
3375 Scott Blvd.
Santa Clara 95051
Tel: (408) 987-8086
TWX: 910-339-9279
910-338-0255

Earle Associates, Inc.
4617 Ruffner Street
Suite 202
San Diego 92111
Tel: (714) 278-5441

Intel Corp.
5530 Corbin Ave.
Suite 120
Tarzana 91356
Tel: (213) 708-0333
TWX: 910-495-2045

COLORADO

Intel Corp.
650 S. Cherry Street
Suite 720
Denver 80222
Tel: (303) 321-8086
TWX: 910-931-2289

CONNECTICUT

Intel Corp.
36 Padanaram Road
Danbury 06810
Tel: (203) 792-8366
TWX: 710-456-1199

EMC Corp.
48 Purnell Place
Manchester 06040
Tel: (203) 646-8086

EMC Corp.
393 Center Street
Wallingford, CT 06492
Tel: (203) 665-6991

FLORIDA

Intel Corp.
1500 N.W. 62nd Street, Suite 104
Ft. Lauderdale 33309
Tel: (305) 771-0800
TWX: 510-956-9407

Intel Corp.
500 N. Maitland, Suite 205
Maitland 32751
Tel: (305) 628-2393
TWX: 810-853-9219

GEORGIA

Intel Corp.
3300 Holcomb Bridge Rd.
Norcross 30092
Tel: (404) 449-0541

ILLINOIS

Intel Corp.
2550 Golf Road, Suite 815
Rolling Meadows 60008
Tel: (312) 981-7200
TWX: 910-651-5861

INDIANA

Intel Corp.
9100 Purdue Rd.
Suite 400
Indianapolis 46268
Tel: (317) 875-0623

IOWA

Intel Corp.
St. Andrews Building
1930 St. Andrews Drive N.E.
Cedar Rapids 52402
Tel: (319) 393-5510

KANSAS

Intel Corp.
9393 W. 110th St., Ste. 265
Overland Park 66210
Tel: (913) 642-8080

MARYLAND

Intel Corp.
7257 Parkway Drive
Hanover 21076
Tel: (301) 796-7500
TWX: 710-862-1944

MASSACHUSETTS

Intel Corp.
27 Industrial Ave.
Chelmsford 01824
Tel: (617) 256-1800
TWX: 710-343-6333

EMC Corp.
381 Elliot Street
Newton 02164
Tel: (617) 244-4740
TWX: 922531

MICHIGAN

Intel Corp.
26500 Northwestern Hwy.
Suite 401
Southfield 48075
Tel: (313) 353-0920
TWX: 810-244-4915

MINNESOTA

Intel Corp.
7401 Metro Blvd.
Suite 355
Edina 55435
Tel: (612) 835-6722
TWX: 910-576-2867

MISSOURI

Intel Corp.
502 Earth City Plaza
Suite 121
Earth City 63045
Tel: (314) 291-1990

NEW JERSEY

Intel Corp.
Raritan Plaza
2nd Floor
Raritan Center
Edison 08837
Tel: (201) 225-3000
TWX: 710-480-6238

NEW MEXICO

BFA Corporation
P.O. Box 1237
Las Cruces 88001
Tel: (505) 523-0601
TWX: 910-983-0543

BFA Corporation
3705 Westerfield, N.E.
Albuquerque 87111
Tel: (505) 292-1212
TWX: 910-989-1157

NEW YORK

Intel Corp.
300 Motor Pkwy.
Hempstead 11757
Tel: (516) 231-3300
TWX: 510-227-6236

Intel Corp.
80 Washington St.
Poughkeepsie 12601
Tel: (914) 473-2303
TWX: 510-248-0060

Intel Corp.
211 White Spruce Blvd.
Rochester 14623
Tel: (716) 424-1050
TWX: 510-263-7391

T-Squared
4054 Newcourt Avenue
Syracuse 13206
Tel: (315) 463-8592
TWX: 710-541-0554

T-Squared
7353 Pittsford
Victor Road
Victor 14564
Tel: (716) 924-9101
TWX: 510-254-8542

NORTH CAROLINA

Intel Corp.
2306 W. Meadowview Rd.
Suite 206
Greensboro 27407
Tel: (919) 294-1541

OHIO

Intel Corp.
6500 Poe Avenue
Dayton 45414
Tel: (513) 890-5350
TWX: 810-450-2528

Intel Corp.
Chagrin-Brainard Bldg., No. 300
28001 Chagrin Blvd.
Cleveland 44122
Tel: (216) 464-2736
TWX: 810-427-9298

OKLAHOMA

Intel Corp.
4157 S. Harvard Ave.
Suite 123
Tulsa 74135
Tel: (918) 744-8068

OREGON

Intel Corp.
10700 S.W. Beaverton
Hillsdale Highway
Suite 324
Beaverton 97005
Tel: (503) 641-8086
TWX: 910-467-8741

PENNSYLVANIA

Intel Corp.
510 Pennsylvania Avenue
Fort Washington 19034
Tel: (215) 641-1000
TWX: 510-561-2077

Intel Corp.
201 Penn Center Boulevard
Suite 301W
Pittsburgh 15235
Tel: (412) 823-4970

O.E.D. Electronics
300 N. York Road
Hatboro 19040
Tel: (215) 674-9600

TEXAS

Intel Corp.
12300 Ford Rd.
Suite 380
Dallas 75234
Tel: (214) 241-8087
TWX: 910-860-5617

Intel Corp.
6420 Richmond Ave.
Suite 280
Houston 77057
Tel: (713) 784-3400
TWX: 910-881-2490

Industrial Digital Systems Corp.
5925 Sovereign
Suite 101
Houston 77036
Tel: (713) 988-9421

Intel Corp.
313 E. Anderson Lane
Suite 314
Austin 78752
Tel: (512) 454-3628

UTAH

Intel Corp.
268 West 400 South
Salt Lake City 84101
Tel: (801) 533-8086

VIRGINIA

Intel Corp.
1501 Santa Rosa Road
Suite C-7
Richmond 23268
Tel: (804) 282-5668

WASHINGTON

Intel Corp.
Suite 114, Bldg. 3
1603 116th Ave. N.E.
Bellevue 98005
Tel: (206) 453-8086
TWX: 910-443-3002

WISCONSIN

Intel Corp.
150 S. Sunnyslope Rd.
Brookfield 53005
Tel: (414) 784-9060

ORDERING INFORMATION

Part Number	Description
IUP-200	Intel On-Line Universal Programmer
IUP-201	Intel On-Line/Off-Line Universal Programmer
IUP-F27128	E2PROM Personality Module
IUP-F87151	MICROCONTROLLER Personality Module
IUP-F87144	PERIPHERAL Personality Module
IUP-F38132	BIPOLAR Personality Module

*Field Application Location